]> sigrok.org Git - libsigrok.git/blame - src/hardware/hantek-dso/api.c
drivers: Factor out std_gvar_thresholds().
[libsigrok.git] / src / hardware / hantek-dso / api.c
CommitLineData
3b533202 1/*
50985c20 2 * This file is part of the libsigrok project.
3b533202
BV
3 *
4 * Copyright (C) 2012 Bert Vermeulen <bert@biot.com>
5 *
6 * This program is free software: you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation, either version 3 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program. If not, see <http://www.gnu.org/licenses/>.
18 */
19
6ec6c43b 20#include <config.h>
417412c8 21#include <math.h>
3b533202
BV
22#include <stdio.h>
23#include <stdint.h>
24#include <stdlib.h>
25#include <sys/types.h>
26#include <sys/stat.h>
27#include <fcntl.h>
28#include <unistd.h>
29#include <string.h>
30#include <sys/time.h>
31#include <inttypes.h>
3b533202
BV
32#include <glib.h>
33#include <libusb.h>
c1aae900 34#include <libsigrok/libsigrok.h>
45c59c8b 35#include "libsigrok-internal.h"
caeb8d7a 36#include "protocol.h"
3b533202 37
fc8fe3e3
BV
38/* Max time in ms before we want to check on USB events */
39/* TODO tune this properly */
e98b7f1b 40#define TICK 1
3b533202 41
d9251a2c
UH
42#define NUM_TIMEBASE 10
43#define NUM_VDIV 8
79917848 44
07ffa5b3
UH
45#define NUM_BUFFER_SIZES 2
46
584560f1 47static const uint32_t scanopts[] = {
624f5b4c
BV
48 SR_CONF_CONN,
49};
50
5ecd9049 51static const uint32_t drvopts[] = {
1953564a 52 SR_CONF_OSCILLOSCOPE,
933defaa
BV
53};
54
5ecd9049 55static const uint32_t devopts[] = {
e91bb0a6 56 SR_CONF_CONTINUOUS,
933defaa 57 SR_CONF_CONN | SR_CONF_GET,
86621306 58 SR_CONF_LIMIT_FRAMES | SR_CONF_SET,
933defaa 59 SR_CONF_TIMEBASE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
86621306
UH
60 SR_CONF_NUM_HDIV | SR_CONF_GET,
61 SR_CONF_HORIZ_TRIGGERPOS | SR_CONF_GET | SR_CONF_SET,
933defaa
BV
62 SR_CONF_TRIGGER_SOURCE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
63 SR_CONF_TRIGGER_SLOPE | SR_CONF_GET | SR_CONF_SET,
86621306 64 SR_CONF_BUFFERSIZE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
5827f61b 65 SR_CONF_NUM_VDIV | SR_CONF_GET,
3b533202
BV
66};
67
933defaa 68static const uint32_t devopts_cg[] = {
933defaa
BV
69 SR_CONF_VDIV | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
70 SR_CONF_COUPLING | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
86621306 71 SR_CONF_FILTER | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
933defaa
BV
72};
73
ba7dd8bb 74static const char *channel_names[] = {
78693401 75 "CH1", "CH2",
3b533202
BV
76};
77
034accb5 78static const uint64_t buffersizes_32k[] = {
1a46cc62 79 (10 * 1024), (32 * 1024),
034accb5
BV
80};
81static const uint64_t buffersizes_512k[] = {
1a46cc62 82 (10 * 1024), (512 * 1024),
034accb5
BV
83};
84static const uint64_t buffersizes_14k[] = {
1a46cc62 85 (10 * 1024), (14 * 1024),
034accb5
BV
86};
87
62bb8840 88static const struct dso_profile dev_profiles[] = {
88a13f30 89 { 0x04b4, 0x2090, 0x04b5, 0x2090,
3b533202 90 "Hantek", "DSO-2090",
034accb5 91 buffersizes_32k,
8e2d6c9d 92 "hantek-dso-2090.fw" },
88a13f30
BV
93 { 0x04b4, 0x2150, 0x04b5, 0x2150,
94 "Hantek", "DSO-2150",
034accb5 95 buffersizes_32k,
8e2d6c9d 96 "hantek-dso-2150.fw" },
88a13f30
BV
97 { 0x04b4, 0x2250, 0x04b5, 0x2250,
98 "Hantek", "DSO-2250",
034accb5 99 buffersizes_512k,
8e2d6c9d 100 "hantek-dso-2250.fw" },
88a13f30
BV
101 { 0x04b4, 0x5200, 0x04b5, 0x5200,
102 "Hantek", "DSO-5200",
034accb5 103 buffersizes_14k,
8e2d6c9d 104 "hantek-dso-5200.fw" },
88a13f30
BV
105 { 0x04b4, 0x520a, 0x04b5, 0x520a,
106 "Hantek", "DSO-5200A",
034accb5 107 buffersizes_512k,
8e2d6c9d 108 "hantek-dso-5200A.fw" },
1b4aedc0 109 ALL_ZERO
a370ef19
BV
110};
111
86bb3f4a 112static const uint64_t timebases[][2] = {
a370ef19
BV
113 /* microseconds */
114 { 10, 1000000 },
115 { 20, 1000000 },
116 { 40, 1000000 },
117 { 100, 1000000 },
118 { 200, 1000000 },
119 { 400, 1000000 },
120 /* milliseconds */
121 { 1, 1000 },
122 { 2, 1000 },
123 { 4, 1000 },
124 { 10, 1000 },
125 { 20, 1000 },
126 { 40, 1000 },
127 { 100, 1000 },
128 { 200, 1000 },
129 { 400, 1000 },
a370ef19
BV
130};
131
86bb3f4a 132static const uint64_t vdivs[][2] = {
313deed2
BV
133 /* millivolts */
134 { 10, 1000 },
135 { 20, 1000 },
136 { 50, 1000 },
137 { 100, 1000 },
138 { 200, 1000 },
139 { 500, 1000 },
140 /* volts */
141 { 1, 1 },
142 { 2, 1 },
143 { 5, 1 },
313deed2
BV
144};
145
62bb8840 146static const char *trigger_sources[] = {
f8195cb2 147 "CH1", "CH2", "EXT",
88a13f30 148 /* TODO: forced */
a370ef19 149};
3b533202 150
933defaa 151static const char *trigger_slopes[] = {
f8195cb2 152 "r", "f",
ebb781a6
BV
153};
154
62bb8840 155static const char *coupling[] = {
f8195cb2 156 "AC", "DC", "GND",
b58fbd99
BV
157};
158
15a5bfe4 159static struct sr_dev_inst *dso_dev_new(const struct dso_profile *prof)
3b533202
BV
160{
161 struct sr_dev_inst *sdi;
ba7dd8bb 162 struct sr_channel *ch;
933defaa 163 struct sr_channel_group *cg;
269971dd 164 struct dev_context *devc;
dcd438ee 165 unsigned int i;
3b533202 166
aac29cc1 167 sdi = g_malloc0(sizeof(struct sr_dev_inst));
0af636be
UH
168 sdi->status = SR_ST_INITIALIZING;
169 sdi->vendor = g_strdup(prof->vendor);
170 sdi->model = g_strdup(prof->model);
3b533202 171
e98b7f1b 172 /*
ba7dd8bb 173 * Add only the real channels -- EXT isn't a source of data, only
87ca93c5
BV
174 * a trigger source internal to the device.
175 */
0f34cb47 176 for (i = 0; i < ARRAY_SIZE(channel_names); i++) {
5e23fcab 177 ch = sr_channel_new(sdi, i, SR_CHANNEL_ANALOG, TRUE, channel_names[i]);
933defaa
BV
178 cg = g_malloc0(sizeof(struct sr_channel_group));
179 cg->name = g_strdup(channel_names[i]);
180 cg->channels = g_slist_append(cg->channels, ch);
181 sdi->channel_groups = g_slist_append(sdi->channel_groups, cg);
87ca93c5
BV
182 }
183
933defaa 184 devc = g_malloc0(sizeof(struct dev_context));
269971dd
BV
185 devc->profile = prof;
186 devc->dev_state = IDLE;
187 devc->timebase = DEFAULT_TIMEBASE;
417412c8
AJ
188 devc->ch_enabled[0] = TRUE;
189 devc->ch_enabled[1] = TRUE;
933defaa
BV
190 devc->voltage[0] = DEFAULT_VOLTAGE;
191 devc->voltage[1] = DEFAULT_VOLTAGE;
192 devc->coupling[0] = DEFAULT_COUPLING;
193 devc->coupling[1] = DEFAULT_COUPLING;
269971dd
BV
194 devc->voffset_ch1 = DEFAULT_VERT_OFFSET;
195 devc->voffset_ch2 = DEFAULT_VERT_OFFSET;
196 devc->voffset_trigger = DEFAULT_VERT_TRIGGERPOS;
197 devc->framesize = DEFAULT_FRAMESIZE;
198 devc->triggerslope = SLOPE_POSITIVE;
199 devc->triggersource = g_strdup(DEFAULT_TRIGGER_SOURCE);
200 devc->triggerposition = DEFAULT_HORIZ_TRIGGERPOS;
201 sdi->priv = devc;
3b533202
BV
202
203 return sdi;
204}
205
ba7dd8bb 206static int configure_channels(const struct sr_dev_inst *sdi)
3b533202 207{
014359e3 208 struct dev_context *devc;
ba7dd8bb 209 struct sr_channel *ch;
62bb8840 210 const GSList *l;
69e19dd7 211 int p;
3b533202 212
014359e3
BV
213 devc = sdi->priv;
214
ba7dd8bb 215 g_slist_free(devc->enabled_channels);
417412c8 216 devc->ch_enabled[0] = devc->ch_enabled[1] = FALSE;
ba7dd8bb
UH
217 for (l = sdi->channels, p = 0; l; l = l->next, p++) {
218 ch = l->data;
69e19dd7 219 if (p == 0)
417412c8 220 devc->ch_enabled[0] = ch->enabled;
69e19dd7 221 else
417412c8 222 devc->ch_enabled[1] = ch->enabled;
ba7dd8bb
UH
223 if (ch->enabled)
224 devc->enabled_channels = g_slist_append(devc->enabled_channels, ch);
3b533202
BV
225 }
226
227 return SR_OK;
228}
229
3553451f 230static void clear_helper(struct dev_context *devc)
39cfdd75 231{
949b3dc0 232 g_free(devc->triggersource);
ba7dd8bb 233 g_slist_free(devc->enabled_channels);
949b3dc0 234}
39cfdd75 235
4f840ce9 236static int dev_clear(const struct sr_dev_driver *di)
949b3dc0 237{
3553451f 238 return std_dev_clear_with_callback(di, (std_dev_clear_callback)clear_helper);
39cfdd75
BV
239}
240
4f840ce9 241static GSList *scan(struct sr_dev_driver *di, GSList *options)
3b533202 242{
269971dd
BV
243 struct drv_context *drvc;
244 struct dev_context *devc;
294dbac7 245 struct sr_dev_inst *sdi;
46a743c1
BV
246 struct sr_usb_dev_inst *usb;
247 struct sr_config *src;
294dbac7
BV
248 const struct dso_profile *prof;
249 GSList *l, *devices, *conn_devices;
39cfdd75 250 struct libusb_device_descriptor des;
3b533202 251 libusb_device **devlist;
2a8f2d41 252 int i, j;
46a743c1 253 const char *conn;
395206f4 254 char connection_id[64];
e98b7f1b 255
41812aca 256 drvc = di->context;
39cfdd75 257
4b97c74e
UH
258 devices = 0;
259
294dbac7
BV
260 conn = NULL;
261 for (l = options; l; l = l->next) {
262 src = l->data;
263 if (src->key == SR_CONF_CONN) {
264 conn = g_variant_get_string(src->data, NULL);
265 break;
266 }
267 }
268 if (conn)
269 conn_devices = sr_usb_find(drvc->sr_ctx->libusb_ctx, conn);
270 else
271 conn_devices = NULL;
272
39cfdd75 273 /* Find all Hantek DSO devices and upload firmware to all of them. */
d4abb463 274 libusb_get_device_list(drvc->sr_ctx->libusb_ctx, &devlist);
3b533202 275 for (i = 0; devlist[i]; i++) {
46a743c1 276 if (conn) {
294dbac7
BV
277 usb = NULL;
278 for (l = conn_devices; l; l = l->next) {
279 usb = l->data;
280 if (usb->bus == libusb_get_bus_number(devlist[i])
281 && usb->address == libusb_get_device_address(devlist[i]))
282 break;
283 }
284 if (!l)
285 /* This device matched none of the ones that
286 * matched the conn specification. */
287 continue;
46a743c1 288 }
294dbac7 289
2a8f2d41 290 libusb_get_device_descriptor(devlist[i], &des);
3b533202 291
395206f4
SA
292 usb_get_port_path(devlist[i], connection_id, sizeof(connection_id));
293
3b533202
BV
294 prof = NULL;
295 for (j = 0; dev_profiles[j].orig_vid; j++) {
296 if (des.idVendor == dev_profiles[j].orig_vid
297 && des.idProduct == dev_profiles[j].orig_pid) {
298 /* Device matches the pre-firmware profile. */
299 prof = &dev_profiles[j];
e98b7f1b 300 sr_dbg("Found a %s %s.", prof->vendor, prof->model);
15a5bfe4 301 sdi = dso_dev_new(prof);
395206f4 302 sdi->connection_id = g_strdup(connection_id);
39cfdd75 303 devices = g_slist_append(devices, sdi);
269971dd 304 devc = sdi->priv;
8e2d6c9d
DE
305 if (ezusb_upload_firmware(drvc->sr_ctx, devlist[i],
306 USB_CONFIGURATION, prof->firmware) == SR_OK)
3b533202 307 /* Remember when the firmware on this device was updated */
269971dd 308 devc->fw_updated = g_get_monotonic_time();
3b533202 309 else
395206f4 310 sr_err("Firmware upload failed");
3b533202 311 /* Dummy USB address of 0xff will get overwritten later. */
c118080b 312 sdi->conn = sr_usb_dev_inst_new(
3b533202 313 libusb_get_bus_number(devlist[i]), 0xff, NULL);
3b533202
BV
314 break;
315 } else if (des.idVendor == dev_profiles[j].fw_vid
316 && des.idProduct == dev_profiles[j].fw_pid) {
317 /* Device matches the post-firmware profile. */
318 prof = &dev_profiles[j];
e98b7f1b 319 sr_dbg("Found a %s %s.", prof->vendor, prof->model);
15a5bfe4 320 sdi = dso_dev_new(prof);
395206f4 321 sdi->connection_id = g_strdup(connection_id);
3b533202 322 sdi->status = SR_ST_INACTIVE;
39cfdd75 323 devices = g_slist_append(devices, sdi);
d0eec1ee 324 sdi->inst_type = SR_INST_USB;
c118080b 325 sdi->conn = sr_usb_dev_inst_new(
3b533202
BV
326 libusb_get_bus_number(devlist[i]),
327 libusb_get_device_address(devlist[i]), NULL);
3b533202
BV
328 break;
329 }
330 }
331 if (!prof)
332 /* not a supported VID/PID */
333 continue;
334 }
335 libusb_free_device_list(devlist, 1);
336
15a5bfe4 337 return std_scan_complete(di, devices);
3b533202
BV
338}
339
6078d2c9 340static int dev_open(struct sr_dev_inst *sdi)
3b533202 341{
269971dd 342 struct dev_context *devc;
c118080b 343 struct sr_usb_dev_inst *usb;
fc8fe3e3
BV
344 int64_t timediff_us, timediff_ms;
345 int err;
3b533202 346
269971dd 347 devc = sdi->priv;
c118080b 348 usb = sdi->conn;
3b533202
BV
349
350 /*
e98b7f1b
UH
351 * If the firmware was recently uploaded, wait up to MAX_RENUM_DELAY_MS
352 * for the FX2 to renumerate.
3b533202 353 */
fc8fe3e3 354 err = SR_ERR;
269971dd 355 if (devc->fw_updated > 0) {
e98b7f1b
UH
356 sr_info("Waiting for device to reset.");
357 /* Takes >= 300ms for the FX2 to be gone from the USB bus. */
3b533202 358 g_usleep(300 * 1000);
fc8fe3e3
BV
359 timediff_ms = 0;
360 while (timediff_ms < MAX_RENUM_DELAY_MS) {
25a0f108 361 if ((err = dso_open(sdi)) == SR_OK)
3b533202
BV
362 break;
363 g_usleep(100 * 1000);
269971dd 364 timediff_us = g_get_monotonic_time() - devc->fw_updated;
fc8fe3e3 365 timediff_ms = timediff_us / 1000;
e98b7f1b 366 sr_spew("Waited %" PRIi64 " ms.", timediff_ms);
3b533202 367 }
6433156c 368 sr_info("Device came back after %" PRIi64 " ms.", timediff_ms);
3b533202 369 } else {
25a0f108 370 err = dso_open(sdi);
3b533202
BV
371 }
372
373 if (err != SR_OK) {
e98b7f1b 374 sr_err("Unable to open device.");
3b533202
BV
375 return SR_ERR;
376 }
377
c118080b 378 err = libusb_claim_interface(usb->devhdl, USB_INTERFACE);
3b533202 379 if (err != 0) {
d4928d71 380 sr_err("Unable to claim interface: %s.",
d9251a2c 381 libusb_error_name(err));
3b533202
BV
382 return SR_ERR;
383 }
384
385 return SR_OK;
386}
387
6078d2c9 388static int dev_close(struct sr_dev_inst *sdi)
3b533202 389{
3b533202
BV
390 dso_close(sdi);
391
392 return SR_OK;
393}
394
dd7a72ea
UH
395static int config_get(uint32_t key, GVariant **data,
396 const struct sr_dev_inst *sdi, const struct sr_channel_group *cg)
79917848 397{
933defaa 398 struct dev_context *devc;
624f5b4c 399 struct sr_usb_dev_inst *usb;
2c240774
UH
400 char str[128];
401 const char *s;
933defaa
BV
402 const uint64_t *vdiv;
403 int ch_idx;
79917848 404
584560f1 405 switch (key) {
bf622e6d 406 case SR_CONF_NUM_HDIV:
79917848
BV
407 *data = g_variant_new_int32(NUM_TIMEBASE);
408 break;
409 case SR_CONF_NUM_VDIV:
410 *data = g_variant_new_int32(NUM_VDIV);
411 break;
933defaa
BV
412 }
413
414 if (!sdi)
415 return SR_ERR_ARG;
416
417 devc = sdi->priv;
418 if (!cg) {
419 switch (key) {
420 case SR_CONF_CONN:
421 if (!sdi->conn)
422 return SR_ERR_ARG;
423 usb = sdi->conn;
424 if (usb->address == 255)
425 /* Device still needs to re-enumerate after firmware
426 * upload, so we don't know its (future) address. */
427 return SR_ERR;
428 snprintf(str, 128, "%d.%d", usb->bus, usb->address);
429 *data = g_variant_new_string(str);
430 break;
431 case SR_CONF_TIMEBASE:
432 *data = g_variant_new("(tt)", timebases[devc->timebase][0],
433 timebases[devc->timebase][1]);
434 break;
435 case SR_CONF_BUFFERSIZE:
436 *data = g_variant_new_uint64(devc->framesize);
437 break;
438 case SR_CONF_TRIGGER_SOURCE:
439 *data = g_variant_new_string(devc->triggersource);
440 break;
441 case SR_CONF_TRIGGER_SLOPE:
c442ffda 442 s = (devc->triggerslope == SLOPE_POSITIVE) ? "r" : "f";
933defaa
BV
443 *data = g_variant_new_string(s);
444 break;
445 case SR_CONF_HORIZ_TRIGGERPOS:
446 *data = g_variant_new_double(devc->triggerposition);
447 break;
448 default:
449 return SR_ERR_NA;
450 }
451 } else {
452 if (sdi->channel_groups->data == cg)
453 ch_idx = 0;
454 else if (sdi->channel_groups->next->data == cg)
455 ch_idx = 1;
456 else
457 return SR_ERR_ARG;
0c5f2abc 458 switch (key) {
933defaa
BV
459 case SR_CONF_FILTER:
460 *data = g_variant_new_boolean(devc->filter[ch_idx]);
461 break;
462 case SR_CONF_VDIV:
463 vdiv = vdivs[devc->voltage[ch_idx]];
464 *data = g_variant_new("(tt)", vdiv[0], vdiv[1]);
465 break;
466 case SR_CONF_COUPLING:
467 *data = g_variant_new_string(coupling[devc->coupling[ch_idx]]);
468 break;
469 }
79917848
BV
470 }
471
472 return SR_OK;
473}
474
dd7a72ea
UH
475static int config_set(uint32_t key, GVariant *data,
476 const struct sr_dev_inst *sdi, const struct sr_channel_group *cg)
3b533202 477{
269971dd 478 struct dev_context *devc;
f627afd6 479 double tmp_double;
86bb3f4a 480 uint64_t tmp_u64, p, q;
a9010323 481 int tmp_int, ch_idx;
f627afd6
BV
482 unsigned int i;
483 const char *tmp_str;
8f996b89 484
269971dd 485 devc = sdi->priv;
933defaa
BV
486 if (!cg) {
487 switch (key) {
488 case SR_CONF_LIMIT_FRAMES:
489 devc->limit_frames = g_variant_get_uint64(data);
490 break;
491 case SR_CONF_TRIGGER_SLOPE:
492 tmp_str = g_variant_get_string(data, NULL);
493 if (!tmp_str || !(tmp_str[0] == 'f' || tmp_str[0] == 'r'))
494 return SR_ERR_ARG;
495 devc->triggerslope = (tmp_str[0] == 'r')
496 ? SLOPE_POSITIVE : SLOPE_NEGATIVE;
497 break;
498 case SR_CONF_HORIZ_TRIGGERPOS:
499 tmp_double = g_variant_get_double(data);
500 if (tmp_double < 0.0 || tmp_double > 1.0) {
501 sr_err("Trigger position should be between 0.0 and 1.0.");
a9010323 502 return SR_ERR_ARG;
933defaa
BV
503 } else
504 devc->triggerposition = tmp_double;
505 break;
506 case SR_CONF_BUFFERSIZE:
507 tmp_u64 = g_variant_get_uint64(data);
07ffa5b3 508 for (i = 0; i < NUM_BUFFER_SIZES; i++) {
933defaa
BV
509 if (devc->profile->buffersizes[i] == tmp_u64) {
510 devc->framesize = tmp_u64;
511 break;
512 }
a370ef19 513 }
07ffa5b3 514 if (i == NUM_BUFFER_SIZES)
a9010323 515 return SR_ERR_ARG;
933defaa
BV
516 break;
517 case SR_CONF_TIMEBASE:
518 g_variant_get(data, "(tt)", &p, &q);
519 tmp_int = -1;
520 for (i = 0; i < ARRAY_SIZE(timebases); i++) {
521 if (timebases[i][0] == p && timebases[i][1] == q) {
522 tmp_int = i;
523 break;
524 }
a370ef19 525 }
933defaa
BV
526 if (tmp_int >= 0)
527 devc->timebase = tmp_int;
528 else
a9010323 529 return SR_ERR_ARG;
933defaa
BV
530 break;
531 case SR_CONF_TRIGGER_SOURCE:
532 tmp_str = g_variant_get_string(data, NULL);
533 for (i = 0; trigger_sources[i]; i++) {
534 if (!strcmp(tmp_str, trigger_sources[i])) {
535 devc->triggersource = g_strdup(tmp_str);
536 break;
537 }
ebb781a6 538 }
933defaa 539 if (trigger_sources[i] == 0)
a9010323 540 return SR_ERR_ARG;
933defaa
BV
541 break;
542 default:
a9010323 543 return SR_ERR_NA;
ebb781a6 544 }
933defaa
BV
545 } else {
546 if (sdi->channel_groups->data == cg)
547 ch_idx = 0;
548 else if (sdi->channel_groups->next->data == cg)
549 ch_idx = 1;
550 else
551 return SR_ERR_ARG;
552 switch (key) {
553 case SR_CONF_FILTER:
554 devc->filter[ch_idx] = g_variant_get_boolean(data);
555 break;
556 case SR_CONF_VDIV:
557 g_variant_get(data, "(tt)", &p, &q);
558 tmp_int = -1;
559 for (i = 0; i < ARRAY_SIZE(vdivs); i++) {
560 if (vdivs[i][0] == p && vdivs[i][1] == q) {
561 tmp_int = i;
562 break;
563 }
313deed2 564 }
933defaa
BV
565 if (tmp_int >= 0) {
566 devc->voltage[ch_idx] = tmp_int;
567 } else
a9010323 568 return SR_ERR_ARG;
933defaa
BV
569 break;
570 case SR_CONF_COUPLING:
571 tmp_str = g_variant_get_string(data, NULL);
572 for (i = 0; coupling[i]; i++) {
573 if (!strcmp(tmp_str, coupling[i])) {
574 devc->coupling[ch_idx] = i;
575 break;
576 }
b58fbd99 577 }
933defaa 578 if (coupling[i] == 0)
a9010323 579 return SR_ERR_ARG;
933defaa
BV
580 break;
581 default:
a9010323 582 return SR_ERR_NA;
b58fbd99 583 }
3b533202
BV
584 }
585
a9010323 586 return SR_OK;
3b533202
BV
587}
588
dd7a72ea
UH
589static int config_list(uint32_t key, GVariant **data,
590 const struct sr_dev_inst *sdi, const struct sr_channel_group *cg)
a1c743fc 591{
034accb5 592 struct dev_context *devc;
a1c743fc 593
933defaa 594 if (!cg) {
93b118da 595 switch (key) {
e66d1892 596 case SR_CONF_SCAN_OPTIONS:
933defaa 597 case SR_CONF_DEVICE_OPTIONS:
e66d1892 598 return STD_CONFIG_LIST(key, data, sdi, cg, scanopts, drvopts, devopts);
933defaa
BV
599 case SR_CONF_BUFFERSIZE:
600 if (!sdi)
601 return SR_ERR_ARG;
602 devc = sdi->priv;
105df674 603 *data = std_gvar_array_u64(devc->profile->buffersizes, NUM_BUFFER_SIZES);
933defaa
BV
604 break;
605 case SR_CONF_TIMEBASE:
58ffcf97 606 *data = std_gvar_tuple_array(ARRAY_AND_SIZE(timebases));
933defaa
BV
607 break;
608 case SR_CONF_TRIGGER_SOURCE:
53012da6 609 *data = g_variant_new_strv(ARRAY_AND_SIZE(trigger_sources));
933defaa
BV
610 break;
611 case SR_CONF_TRIGGER_SLOPE:
53012da6 612 *data = g_variant_new_strv(ARRAY_AND_SIZE(trigger_slopes));
933defaa
BV
613 break;
614 default:
615 return SR_ERR_NA;
3973ee26 616 }
933defaa 617 } else {
93b118da 618 switch (key) {
933defaa 619 case SR_CONF_DEVICE_OPTIONS:
53012da6 620 *data = std_gvar_array_u32(ARRAY_AND_SIZE(devopts_cg));
933defaa
BV
621 break;
622 case SR_CONF_COUPLING:
53012da6 623 *data = g_variant_new_strv(ARRAY_AND_SIZE(coupling));
933defaa
BV
624 break;
625 case SR_CONF_VDIV:
58ffcf97 626 *data = std_gvar_tuple_array(ARRAY_AND_SIZE(vdivs));
933defaa
BV
627 break;
628 default:
629 return SR_ERR_NA;
3973ee26 630 }
a1c743fc
BV
631 }
632
633 return SR_OK;
634}
635
69e19dd7 636static void send_chunk(struct sr_dev_inst *sdi, unsigned char *buf,
e749a8cb 637 int num_samples)
3b533202
BV
638{
639 struct sr_datafeed_packet packet;
ae7d8a58
UH
640 struct sr_datafeed_analog analog;
641 struct sr_analog_encoding encoding;
642 struct sr_analog_meaning meaning;
643 struct sr_analog_spec spec;
417412c8
AJ
644 struct dev_context *devc = sdi->priv;
645 GSList *channels = devc->enabled_channels;
3b533202 646
ae7d8a58 647 packet.type = SR_DF_ANALOG;
3b533202 648 packet.payload = &analog;
6e71ef3b 649 /* TODO: support for 5xxx series 9-bit samples */
ae7d8a58 650 sr_analog_init(&analog, &encoding, &meaning, &spec, 0);
e749a8cb 651 analog.num_samples = num_samples;
ae7d8a58
UH
652 analog.meaning->mq = SR_MQ_VOLTAGE;
653 analog.meaning->unit = SR_UNIT_VOLT;
654 analog.meaning->mqflags = 0;
886a52b6 655 /* TODO: Check malloc return value. */
417412c8
AJ
656 analog.data = g_try_malloc(num_samples * sizeof(float));
657
658 for (int ch = 0; ch < 2; ch++) {
659 if (!devc->ch_enabled[ch])
660 continue;
661
662 float range = ((float)vdivs[devc->voltage[ch]][0] / vdivs[devc->voltage[ch]][1]) * 8;
663 float vdivlog = log10f(range / 255);
664 int digits = -(int)vdivlog + (vdivlog < 0.0);
665 analog.encoding->digits = digits;
666 analog.spec->spec_digits = digits;
667 analog.meaning->channels = g_slist_append(NULL, channels->data);
668
669 for (int i = 0; i < num_samples; i++) {
670 /*
671 * The device always sends data for both channels. If a channel
672 * is disabled, it contains a copy of the enabled channel's
673 * data. However, we only send the requested channels to
674 * the bus.
675 *
676 * Voltage values are encoded as a value 0-255 (0-512 on the
677 * DSO-5200*), where the value is a point in the range
678 * represented by the vdiv setting. There are 8 vertical divs,
679 * so e.g. 500mV/div represents 4V peak-to-peak where 0 = -2V
680 * and 255 = +2V.
681 */
682 /* TODO: Support for DSO-5xxx series 9-bit samples. */
683 ((float *)analog.data)[i] = range / 255 * *(buf + i * 2 + 1 - ch) - range / 2;
6e71ef3b 684 }
417412c8
AJ
685 sr_session_send(sdi, &packet);
686 g_slist_free(analog.meaning->channels);
687
688 channels = channels->next;
3b533202 689 }
1e6b5b93 690 g_free(analog.data);
e749a8cb
BV
691}
692
e98b7f1b
UH
693/*
694 * Called by libusb (as triggered by handle_event()) when a transfer comes in.
e749a8cb 695 * Only channel data comes in asynchronously, and all transfers for this are
e98b7f1b 696 * queued up beforehand, so this just needs to chuck the incoming data onto
e749a8cb
BV
697 * the libsigrok session bus.
698 */
55462b8b 699static void LIBUSB_CALL receive_transfer(struct libusb_transfer *transfer)
e749a8cb
BV
700{
701 struct sr_datafeed_packet packet;
69e19dd7 702 struct sr_dev_inst *sdi;
269971dd 703 struct dev_context *devc;
e749a8cb
BV
704 int num_samples, pre;
705
69e19dd7
BV
706 sdi = transfer->user_data;
707 devc = sdi->priv;
eb8e6cd2
UH
708 sr_spew("receive_transfer(): status %s received %d bytes.",
709 libusb_error_name(transfer->status), transfer->actual_length);
e749a8cb
BV
710
711 if (transfer->actual_length == 0)
712 /* Nothing to send to the bus. */
713 return;
714
715 num_samples = transfer->actual_length / 2;
716
d4007311 717 sr_spew("Got %d-%d/%d samples in frame.", devc->samp_received + 1,
d9251a2c 718 devc->samp_received + num_samples, devc->framesize);
e749a8cb 719
e98b7f1b
UH
720 /*
721 * The device always sends a full frame, but the beginning of the frame
e749a8cb
BV
722 * doesn't represent the trigger point. The offset at which the trigger
723 * happened came in with the capture state, so we need to start sending
e98b7f1b
UH
724 * from there up the session bus. The samples in the frame buffer
725 * before that trigger point came after the end of the device's frame
726 * buffer was reached, and it wrapped around to overwrite up until the
727 * trigger point.
e749a8cb 728 */
269971dd 729 if (devc->samp_received < devc->trigger_offset) {
e749a8cb 730 /* Trigger point not yet reached. */
269971dd 731 if (devc->samp_received + num_samples < devc->trigger_offset) {
e749a8cb 732 /* The entire chunk is before the trigger point. */
269971dd 733 memcpy(devc->framebuf + devc->samp_buffered * 2,
e749a8cb 734 transfer->buffer, num_samples * 2);
269971dd 735 devc->samp_buffered += num_samples;
e749a8cb 736 } else {
e98b7f1b
UH
737 /*
738 * This chunk hits or overruns the trigger point.
e749a8cb 739 * Store the part before the trigger fired, and
e98b7f1b
UH
740 * send the rest up to the session bus.
741 */
269971dd
BV
742 pre = devc->trigger_offset - devc->samp_received;
743 memcpy(devc->framebuf + devc->samp_buffered * 2,
e749a8cb 744 transfer->buffer, pre * 2);
269971dd 745 devc->samp_buffered += pre;
e749a8cb
BV
746
747 /* The rest of this chunk starts with the trigger point. */
e98b7f1b 748 sr_dbg("Reached trigger point, %d samples buffered.",
d9251a2c 749 devc->samp_buffered);
e749a8cb
BV
750
751 /* Avoid the corner case where the chunk ended at
752 * exactly the trigger point. */
753 if (num_samples > pre)
69e19dd7 754 send_chunk(sdi, transfer->buffer + pre * 2,
e749a8cb
BV
755 num_samples - pre);
756 }
757 } else {
758 /* Already past the trigger point, just send it all out. */
a95f142e 759 send_chunk(sdi, transfer->buffer, num_samples);
e749a8cb
BV
760 }
761
269971dd 762 devc->samp_received += num_samples;
e749a8cb
BV
763
764 /* Everything in this transfer was either copied to the buffer or
765 * sent to the session bus. */
3b533202
BV
766 g_free(transfer->buffer);
767 libusb_free_transfer(transfer);
3b533202 768
269971dd 769 if (devc->samp_received >= devc->framesize) {
e749a8cb
BV
770 /* That was the last chunk in this frame. Send the buffered
771 * pre-trigger samples out now, in one big chunk. */
e98b7f1b 772 sr_dbg("End of frame, sending %d pre-trigger buffered samples.",
d9251a2c 773 devc->samp_buffered);
69e19dd7 774 send_chunk(sdi, devc->framebuf, devc->samp_buffered);
e749a8cb
BV
775
776 /* Mark the end of this frame. */
ae88b97b 777 packet.type = SR_DF_FRAME_END;
695dc859 778 sr_session_send(sdi, &packet);
ae88b97b 779
269971dd 780 if (devc->limit_frames && ++devc->num_frames == devc->limit_frames) {
ae88b97b 781 /* Terminate session */
a3508e33 782 devc->dev_state = STOPPING;
ae88b97b 783 } else {
269971dd 784 devc->dev_state = NEW_CAPTURE;
ae88b97b
BV
785 }
786 }
3b533202
BV
787}
788
789static int handle_event(int fd, int revents, void *cb_data)
790{
a3508e33 791 const struct sr_dev_inst *sdi;
ae88b97b 792 struct sr_datafeed_packet packet;
3b533202 793 struct timeval tv;
4f840ce9 794 struct sr_dev_driver *di;
269971dd 795 struct dev_context *devc;
4f840ce9 796 struct drv_context *drvc;
ba7dd8bb 797 int num_channels;
6e6eeff4
BV
798 uint32_t trigger_offset;
799 uint8_t capturestate;
3b533202 800
3b533202
BV
801 (void)fd;
802 (void)revents;
803
269971dd 804 sdi = cb_data;
4f840ce9 805 di = sdi->driver;
41812aca 806 drvc = di->context;
269971dd 807 devc = sdi->priv;
a3508e33
BV
808 if (devc->dev_state == STOPPING) {
809 /* We've been told to wind up the acquisition. */
e98b7f1b
UH
810 sr_dbg("Stopping acquisition.");
811 /*
812 * TODO: Doesn't really cancel pending transfers so they might
813 * come in after SR_DF_END is sent.
814 */
102f1239 815 usb_source_remove(sdi->session, drvc->sr_ctx);
a3508e33 816
bee2b016 817 std_session_send_df_end(sdi);
a3508e33
BV
818
819 devc->dev_state = IDLE;
820
821 return TRUE;
822 }
823
3b533202
BV
824 /* Always handle pending libusb events. */
825 tv.tv_sec = tv.tv_usec = 0;
d4abb463 826 libusb_handle_events_timeout(drvc->sr_ctx->libusb_ctx, &tv);
3b533202 827
3b533202 828 /* TODO: ugh */
269971dd 829 if (devc->dev_state == NEW_CAPTURE) {
c118080b 830 if (dso_capture_start(sdi) != SR_OK)
3b533202 831 return TRUE;
c118080b 832 if (dso_enable_trigger(sdi) != SR_OK)
3b533202 833 return TRUE;
c118080b 834// if (dso_force_trigger(sdi) != SR_OK)
a370ef19 835// return TRUE;
e98b7f1b 836 sr_dbg("Successfully requested next chunk.");
269971dd 837 devc->dev_state = CAPTURE;
3b533202
BV
838 return TRUE;
839 }
269971dd 840 if (devc->dev_state != CAPTURE)
3b533202
BV
841 return TRUE;
842
c118080b 843 if ((dso_get_capturestate(sdi, &capturestate, &trigger_offset)) != SR_OK)
3b533202 844 return TRUE;
3b533202 845
e98b7f1b
UH
846 sr_dbg("Capturestate %d.", capturestate);
847 sr_dbg("Trigger offset 0x%.6x.", trigger_offset);
3b533202
BV
848 switch (capturestate) {
849 case CAPTURE_EMPTY:
269971dd
BV
850 if (++devc->capture_empty_count >= MAX_CAPTURE_EMPTY) {
851 devc->capture_empty_count = 0;
c118080b 852 if (dso_capture_start(sdi) != SR_OK)
3b533202 853 break;
c118080b 854 if (dso_enable_trigger(sdi) != SR_OK)
3b533202 855 break;
c118080b 856// if (dso_force_trigger(sdi) != SR_OK)
a370ef19 857// break;
e98b7f1b 858 sr_dbg("Successfully requested next chunk.");
3b533202
BV
859 }
860 break;
861 case CAPTURE_FILLING:
e98b7f1b 862 /* No data yet. */
3b533202
BV
863 break;
864 case CAPTURE_READY_8BIT:
e749a8cb 865 /* Remember where in the captured frame the trigger is. */
269971dd 866 devc->trigger_offset = trigger_offset;
e749a8cb 867
417412c8 868 num_channels = (devc->ch_enabled[0] && devc->ch_enabled[1]) ? 2 : 1;
a95f142e 869 devc->framebuf = g_malloc(devc->framesize * num_channels * 2);
269971dd 870 devc->samp_buffered = devc->samp_received = 0;
e749a8cb 871
3b533202 872 /* Tell the scope to send us the first frame. */
69e19dd7 873 if (dso_get_channeldata(sdi, receive_transfer) != SR_OK)
3b533202 874 break;
ae88b97b 875
e98b7f1b
UH
876 /*
877 * Don't hit the state machine again until we're done fetching
ae88b97b
BV
878 * the data we just told the scope to send.
879 */
269971dd 880 devc->dev_state = FETCH_DATA;
ae88b97b
BV
881
882 /* Tell the frontend a new frame is on the way. */
883 packet.type = SR_DF_FRAME_BEGIN;
269971dd 884 sr_session_send(sdi, &packet);
3b533202
BV
885 break;
886 case CAPTURE_READY_9BIT:
887 /* TODO */
e98b7f1b 888 sr_err("Not yet supported.");
3b533202
BV
889 break;
890 case CAPTURE_TIMEOUT:
891 /* Doesn't matter, we'll try again next time. */
892 break;
893 default:
e98b7f1b
UH
894 sr_dbg("Unknown capture state: %d.", capturestate);
895 break;
3b533202
BV
896 }
897
898 return TRUE;
899}
900
695dc859 901static int dev_acquisition_start(const struct sr_dev_inst *sdi)
3b533202 902{
269971dd 903 struct dev_context *devc;
4f840ce9 904 struct sr_dev_driver *di = sdi->driver;
41812aca 905 struct drv_context *drvc = di->context;
3b533202 906
269971dd 907 devc = sdi->priv;
3b533202 908
ba7dd8bb
UH
909 if (configure_channels(sdi) != SR_OK) {
910 sr_err("Failed to configure channels.");
014359e3
BV
911 return SR_ERR;
912 }
913
c118080b 914 if (dso_init(sdi) != SR_OK)
3b533202
BV
915 return SR_ERR;
916
c118080b 917 if (dso_capture_start(sdi) != SR_OK)
3b533202
BV
918 return SR_ERR;
919
269971dd 920 devc->dev_state = CAPTURE;
102f1239 921 usb_source_add(sdi->session, drvc->sr_ctx, TICK, handle_event, (void *)sdi);
3b533202 922
bee2b016 923 std_session_send_df_header(sdi);
3b533202 924
3b533202
BV
925 return SR_OK;
926}
927
695dc859 928static int dev_acquisition_stop(struct sr_dev_inst *sdi)
3b533202 929{
269971dd
BV
930 struct dev_context *devc;
931
a3508e33
BV
932 devc = sdi->priv;
933 devc->dev_state = STOPPING;
3b533202
BV
934
935 return SR_OK;
936}
937
dd5c48a6 938static struct sr_dev_driver hantek_dso_driver_info = {
3b533202
BV
939 .name = "hantek-dso",
940 .longname = "Hantek DSO",
941 .api_version = 1,
c2fdcc25 942 .init = std_init,
700d6b64 943 .cleanup = std_cleanup,
6078d2c9 944 .scan = scan,
c01bf34c 945 .dev_list = std_dev_list,
3b412e3a 946 .dev_clear = dev_clear,
79917848 947 .config_get = config_get,
035a1078 948 .config_set = config_set,
a1c743fc 949 .config_list = config_list,
6078d2c9
UH
950 .dev_open = dev_open,
951 .dev_close = dev_close,
952 .dev_acquisition_start = dev_acquisition_start,
953 .dev_acquisition_stop = dev_acquisition_stop,
41812aca 954 .context = NULL,
3b533202 955};
dd5c48a6 956SR_REGISTER_DEV_DRIVER(hantek_dso_driver_info);