]> sigrok.org Git - libsigrok.git/blame - src/hardware/hantek-dso/api.c
config_list: Don't check for sdi->priv != NULL.
[libsigrok.git] / src / hardware / hantek-dso / api.c
CommitLineData
3b533202 1/*
50985c20 2 * This file is part of the libsigrok project.
3b533202
BV
3 *
4 * Copyright (C) 2012 Bert Vermeulen <bert@biot.com>
5 *
6 * This program is free software: you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation, either version 3 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program. If not, see <http://www.gnu.org/licenses/>.
18 */
19
6ec6c43b 20#include <config.h>
3b533202
BV
21#include <stdio.h>
22#include <stdint.h>
23#include <stdlib.h>
24#include <sys/types.h>
25#include <sys/stat.h>
26#include <fcntl.h>
27#include <unistd.h>
28#include <string.h>
29#include <sys/time.h>
30#include <inttypes.h>
3b533202
BV
31#include <glib.h>
32#include <libusb.h>
c1aae900 33#include <libsigrok/libsigrok.h>
45c59c8b 34#include "libsigrok-internal.h"
3b533202
BV
35#include "dso.h"
36
fc8fe3e3
BV
37/* Max time in ms before we want to check on USB events */
38/* TODO tune this properly */
e98b7f1b 39#define TICK 1
3b533202 40
79917848
BV
41#define NUM_TIMEBASE 10
42#define NUM_VDIV 8
43
07ffa5b3
UH
44#define NUM_BUFFER_SIZES 2
45
584560f1 46static const uint32_t scanopts[] = {
624f5b4c
BV
47 SR_CONF_CONN,
48};
49
5ecd9049 50static const uint32_t drvopts[] = {
1953564a 51 SR_CONF_OSCILLOSCOPE,
933defaa
BV
52};
53
5ecd9049 54static const uint32_t devopts[] = {
e91bb0a6 55 SR_CONF_CONTINUOUS,
5ecd9049 56 SR_CONF_LIMIT_FRAMES | SR_CONF_SET,
933defaa
BV
57 SR_CONF_CONN | SR_CONF_GET,
58 SR_CONF_TIMEBASE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
59 SR_CONF_BUFFERSIZE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
60 SR_CONF_TRIGGER_SOURCE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
61 SR_CONF_TRIGGER_SLOPE | SR_CONF_GET | SR_CONF_SET,
62 SR_CONF_HORIZ_TRIGGERPOS | SR_CONF_GET | SR_CONF_SET,
bf622e6d 63 SR_CONF_NUM_HDIV | SR_CONF_GET,
5827f61b 64 SR_CONF_NUM_VDIV | SR_CONF_GET,
3b533202
BV
65};
66
933defaa
BV
67static const uint32_t devopts_cg[] = {
68 SR_CONF_FILTER | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
69 SR_CONF_VDIV | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
70 SR_CONF_COUPLING | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
71};
72
ba7dd8bb 73static const char *channel_names[] = {
78693401 74 "CH1", "CH2",
3b533202
BV
75};
76
034accb5 77static const uint64_t buffersizes_32k[] = {
1a46cc62 78 (10 * 1024), (32 * 1024),
034accb5
BV
79};
80static const uint64_t buffersizes_512k[] = {
1a46cc62 81 (10 * 1024), (512 * 1024),
034accb5
BV
82};
83static const uint64_t buffersizes_14k[] = {
1a46cc62 84 (10 * 1024), (14 * 1024),
034accb5
BV
85};
86
62bb8840 87static const struct dso_profile dev_profiles[] = {
88a13f30 88 { 0x04b4, 0x2090, 0x04b5, 0x2090,
3b533202 89 "Hantek", "DSO-2090",
034accb5 90 buffersizes_32k,
8e2d6c9d 91 "hantek-dso-2090.fw" },
88a13f30
BV
92 { 0x04b4, 0x2150, 0x04b5, 0x2150,
93 "Hantek", "DSO-2150",
034accb5 94 buffersizes_32k,
8e2d6c9d 95 "hantek-dso-2150.fw" },
88a13f30
BV
96 { 0x04b4, 0x2250, 0x04b5, 0x2250,
97 "Hantek", "DSO-2250",
034accb5 98 buffersizes_512k,
8e2d6c9d 99 "hantek-dso-2250.fw" },
88a13f30
BV
100 { 0x04b4, 0x5200, 0x04b5, 0x5200,
101 "Hantek", "DSO-5200",
034accb5 102 buffersizes_14k,
8e2d6c9d 103 "hantek-dso-5200.fw" },
88a13f30
BV
104 { 0x04b4, 0x520a, 0x04b5, 0x520a,
105 "Hantek", "DSO-5200A",
034accb5 106 buffersizes_512k,
8e2d6c9d 107 "hantek-dso-5200A.fw" },
1b4aedc0 108 ALL_ZERO
a370ef19
BV
109};
110
86bb3f4a 111static const uint64_t timebases[][2] = {
a370ef19
BV
112 /* microseconds */
113 { 10, 1000000 },
114 { 20, 1000000 },
115 { 40, 1000000 },
116 { 100, 1000000 },
117 { 200, 1000000 },
118 { 400, 1000000 },
119 /* milliseconds */
120 { 1, 1000 },
121 { 2, 1000 },
122 { 4, 1000 },
123 { 10, 1000 },
124 { 20, 1000 },
125 { 40, 1000 },
126 { 100, 1000 },
127 { 200, 1000 },
128 { 400, 1000 },
a370ef19
BV
129};
130
86bb3f4a 131static const uint64_t vdivs[][2] = {
313deed2
BV
132 /* millivolts */
133 { 10, 1000 },
134 { 20, 1000 },
135 { 50, 1000 },
136 { 100, 1000 },
137 { 200, 1000 },
138 { 500, 1000 },
139 /* volts */
140 { 1, 1 },
141 { 2, 1 },
142 { 5, 1 },
313deed2
BV
143};
144
62bb8840 145static const char *trigger_sources[] = {
a370ef19
BV
146 "CH1",
147 "CH2",
148 "EXT",
88a13f30 149 /* TODO: forced */
a370ef19 150};
3b533202 151
933defaa
BV
152static const char *trigger_slopes[] = {
153 "r",
154 "f",
ebb781a6
BV
155};
156
62bb8840 157static const char *coupling[] = {
b58fbd99
BV
158 "AC",
159 "DC",
160 "GND",
b58fbd99
BV
161};
162
982947f7 163SR_PRIV struct sr_dev_driver hantek_dso_driver_info;
e98b7f1b 164
695dc859 165static int dev_acquisition_stop(struct sr_dev_inst *sdi);
3b533202 166
395206f4 167static struct sr_dev_inst *dso_dev_new(const struct dso_profile *prof)
3b533202
BV
168{
169 struct sr_dev_inst *sdi;
ba7dd8bb 170 struct sr_channel *ch;
933defaa 171 struct sr_channel_group *cg;
269971dd
BV
172 struct drv_context *drvc;
173 struct dev_context *devc;
dcd438ee 174 unsigned int i;
3b533202 175
aac29cc1 176 sdi = g_malloc0(sizeof(struct sr_dev_inst));
0af636be
UH
177 sdi->status = SR_ST_INITIALIZING;
178 sdi->vendor = g_strdup(prof->vendor);
179 sdi->model = g_strdup(prof->model);
4f840ce9 180 sdi->driver = &hantek_dso_driver_info;
3b533202 181
e98b7f1b 182 /*
ba7dd8bb 183 * Add only the real channels -- EXT isn't a source of data, only
87ca93c5
BV
184 * a trigger source internal to the device.
185 */
0f34cb47 186 for (i = 0; i < ARRAY_SIZE(channel_names); i++) {
5e23fcab 187 ch = sr_channel_new(sdi, i, SR_CHANNEL_ANALOG, TRUE, channel_names[i]);
933defaa
BV
188 cg = g_malloc0(sizeof(struct sr_channel_group));
189 cg->name = g_strdup(channel_names[i]);
190 cg->channels = g_slist_append(cg->channels, ch);
191 sdi->channel_groups = g_slist_append(sdi->channel_groups, cg);
87ca93c5
BV
192 }
193
933defaa 194 devc = g_malloc0(sizeof(struct dev_context));
269971dd
BV
195 devc->profile = prof;
196 devc->dev_state = IDLE;
197 devc->timebase = DEFAULT_TIMEBASE;
198 devc->ch1_enabled = TRUE;
199 devc->ch2_enabled = TRUE;
933defaa
BV
200 devc->voltage[0] = DEFAULT_VOLTAGE;
201 devc->voltage[1] = DEFAULT_VOLTAGE;
202 devc->coupling[0] = DEFAULT_COUPLING;
203 devc->coupling[1] = DEFAULT_COUPLING;
269971dd
BV
204 devc->voffset_ch1 = DEFAULT_VERT_OFFSET;
205 devc->voffset_ch2 = DEFAULT_VERT_OFFSET;
206 devc->voffset_trigger = DEFAULT_VERT_TRIGGERPOS;
207 devc->framesize = DEFAULT_FRAMESIZE;
208 devc->triggerslope = SLOPE_POSITIVE;
209 devc->triggersource = g_strdup(DEFAULT_TRIGGER_SOURCE);
210 devc->triggerposition = DEFAULT_HORIZ_TRIGGERPOS;
211 sdi->priv = devc;
41812aca 212 drvc = hantek_dso_driver_info.context;
269971dd 213 drvc->instances = g_slist_append(drvc->instances, sdi);
3b533202
BV
214
215 return sdi;
216}
217
ba7dd8bb 218static int configure_channels(const struct sr_dev_inst *sdi)
3b533202 219{
014359e3 220 struct dev_context *devc;
ba7dd8bb 221 struct sr_channel *ch;
62bb8840 222 const GSList *l;
69e19dd7 223 int p;
3b533202 224
014359e3
BV
225 devc = sdi->priv;
226
ba7dd8bb 227 g_slist_free(devc->enabled_channels);
269971dd 228 devc->ch1_enabled = devc->ch2_enabled = FALSE;
ba7dd8bb
UH
229 for (l = sdi->channels, p = 0; l; l = l->next, p++) {
230 ch = l->data;
69e19dd7 231 if (p == 0)
ba7dd8bb 232 devc->ch1_enabled = ch->enabled;
69e19dd7 233 else
ba7dd8bb
UH
234 devc->ch2_enabled = ch->enabled;
235 if (ch->enabled)
236 devc->enabled_channels = g_slist_append(devc->enabled_channels, ch);
3b533202
BV
237 }
238
239 return SR_OK;
240}
241
949b3dc0 242static void clear_dev_context(void *priv)
39cfdd75 243{
269971dd 244 struct dev_context *devc;
39cfdd75 245
949b3dc0
BV
246 devc = priv;
247 g_free(devc->triggersource);
ba7dd8bb 248 g_slist_free(devc->enabled_channels);
39cfdd75 249
949b3dc0 250}
39cfdd75 251
4f840ce9 252static int dev_clear(const struct sr_dev_driver *di)
949b3dc0
BV
253{
254 return std_dev_clear(di, clear_dev_context);
39cfdd75
BV
255}
256
4f840ce9 257static GSList *scan(struct sr_dev_driver *di, GSList *options)
3b533202 258{
269971dd
BV
259 struct drv_context *drvc;
260 struct dev_context *devc;
294dbac7 261 struct sr_dev_inst *sdi;
46a743c1
BV
262 struct sr_usb_dev_inst *usb;
263 struct sr_config *src;
294dbac7
BV
264 const struct dso_profile *prof;
265 GSList *l, *devices, *conn_devices;
39cfdd75 266 struct libusb_device_descriptor des;
3b533202 267 libusb_device **devlist;
2a8f2d41 268 int i, j;
46a743c1 269 const char *conn;
395206f4 270 char connection_id[64];
e98b7f1b 271
41812aca 272 drvc = di->context;
39cfdd75 273
4b97c74e
UH
274 devices = 0;
275
294dbac7
BV
276 conn = NULL;
277 for (l = options; l; l = l->next) {
278 src = l->data;
279 if (src->key == SR_CONF_CONN) {
280 conn = g_variant_get_string(src->data, NULL);
281 break;
282 }
283 }
284 if (conn)
285 conn_devices = sr_usb_find(drvc->sr_ctx->libusb_ctx, conn);
286 else
287 conn_devices = NULL;
288
39cfdd75 289 /* Find all Hantek DSO devices and upload firmware to all of them. */
d4abb463 290 libusb_get_device_list(drvc->sr_ctx->libusb_ctx, &devlist);
3b533202 291 for (i = 0; devlist[i]; i++) {
46a743c1 292 if (conn) {
294dbac7
BV
293 usb = NULL;
294 for (l = conn_devices; l; l = l->next) {
295 usb = l->data;
296 if (usb->bus == libusb_get_bus_number(devlist[i])
297 && usb->address == libusb_get_device_address(devlist[i]))
298 break;
299 }
300 if (!l)
301 /* This device matched none of the ones that
302 * matched the conn specification. */
303 continue;
46a743c1 304 }
294dbac7 305
2a8f2d41 306 libusb_get_device_descriptor(devlist[i], &des);
3b533202 307
395206f4
SA
308 usb_get_port_path(devlist[i], connection_id, sizeof(connection_id));
309
3b533202
BV
310 prof = NULL;
311 for (j = 0; dev_profiles[j].orig_vid; j++) {
312 if (des.idVendor == dev_profiles[j].orig_vid
313 && des.idProduct == dev_profiles[j].orig_pid) {
314 /* Device matches the pre-firmware profile. */
315 prof = &dev_profiles[j];
e98b7f1b 316 sr_dbg("Found a %s %s.", prof->vendor, prof->model);
395206f4
SA
317 sdi = dso_dev_new(prof);
318 sdi->connection_id = g_strdup(connection_id);
39cfdd75 319 devices = g_slist_append(devices, sdi);
269971dd 320 devc = sdi->priv;
8e2d6c9d
DE
321 if (ezusb_upload_firmware(drvc->sr_ctx, devlist[i],
322 USB_CONFIGURATION, prof->firmware) == SR_OK)
3b533202 323 /* Remember when the firmware on this device was updated */
269971dd 324 devc->fw_updated = g_get_monotonic_time();
3b533202 325 else
395206f4 326 sr_err("Firmware upload failed");
3b533202 327 /* Dummy USB address of 0xff will get overwritten later. */
c118080b 328 sdi->conn = sr_usb_dev_inst_new(
3b533202 329 libusb_get_bus_number(devlist[i]), 0xff, NULL);
3b533202
BV
330 break;
331 } else if (des.idVendor == dev_profiles[j].fw_vid
332 && des.idProduct == dev_profiles[j].fw_pid) {
333 /* Device matches the post-firmware profile. */
334 prof = &dev_profiles[j];
e98b7f1b 335 sr_dbg("Found a %s %s.", prof->vendor, prof->model);
395206f4
SA
336 sdi = dso_dev_new(prof);
337 sdi->connection_id = g_strdup(connection_id);
3b533202 338 sdi->status = SR_ST_INACTIVE;
39cfdd75 339 devices = g_slist_append(devices, sdi);
d0eec1ee 340 sdi->inst_type = SR_INST_USB;
c118080b 341 sdi->conn = sr_usb_dev_inst_new(
3b533202
BV
342 libusb_get_bus_number(devlist[i]),
343 libusb_get_device_address(devlist[i]), NULL);
3b533202
BV
344 break;
345 }
346 }
347 if (!prof)
348 /* not a supported VID/PID */
349 continue;
350 }
351 libusb_free_device_list(devlist, 1);
352
39cfdd75 353 return devices;
3b533202
BV
354}
355
6078d2c9 356static int dev_open(struct sr_dev_inst *sdi)
3b533202 357{
269971dd 358 struct dev_context *devc;
c118080b 359 struct sr_usb_dev_inst *usb;
fc8fe3e3
BV
360 int64_t timediff_us, timediff_ms;
361 int err;
3b533202 362
269971dd 363 devc = sdi->priv;
c118080b 364 usb = sdi->conn;
3b533202
BV
365
366 /*
e98b7f1b
UH
367 * If the firmware was recently uploaded, wait up to MAX_RENUM_DELAY_MS
368 * for the FX2 to renumerate.
3b533202 369 */
fc8fe3e3 370 err = SR_ERR;
269971dd 371 if (devc->fw_updated > 0) {
e98b7f1b
UH
372 sr_info("Waiting for device to reset.");
373 /* Takes >= 300ms for the FX2 to be gone from the USB bus. */
3b533202 374 g_usleep(300 * 1000);
fc8fe3e3
BV
375 timediff_ms = 0;
376 while (timediff_ms < MAX_RENUM_DELAY_MS) {
25a0f108 377 if ((err = dso_open(sdi)) == SR_OK)
3b533202
BV
378 break;
379 g_usleep(100 * 1000);
269971dd 380 timediff_us = g_get_monotonic_time() - devc->fw_updated;
fc8fe3e3 381 timediff_ms = timediff_us / 1000;
e98b7f1b 382 sr_spew("Waited %" PRIi64 " ms.", timediff_ms);
3b533202 383 }
6433156c 384 sr_info("Device came back after %" PRIi64 " ms.", timediff_ms);
3b533202 385 } else {
25a0f108 386 err = dso_open(sdi);
3b533202
BV
387 }
388
389 if (err != SR_OK) {
e98b7f1b 390 sr_err("Unable to open device.");
3b533202
BV
391 return SR_ERR;
392 }
393
c118080b 394 err = libusb_claim_interface(usb->devhdl, USB_INTERFACE);
3b533202 395 if (err != 0) {
d4928d71 396 sr_err("Unable to claim interface: %s.",
46a743c1 397 libusb_error_name(err));
3b533202
BV
398 return SR_ERR;
399 }
400
401 return SR_OK;
402}
403
6078d2c9 404static int dev_close(struct sr_dev_inst *sdi)
3b533202 405{
3b533202
BV
406 dso_close(sdi);
407
408 return SR_OK;
409}
410
584560f1 411static int config_get(uint32_t key, GVariant **data, const struct sr_dev_inst *sdi,
53b4680f 412 const struct sr_channel_group *cg)
79917848 413{
933defaa 414 struct dev_context *devc;
624f5b4c 415 struct sr_usb_dev_inst *usb;
2c240774
UH
416 char str[128];
417 const char *s;
933defaa
BV
418 const uint64_t *vdiv;
419 int ch_idx;
79917848 420
584560f1 421 switch (key) {
bf622e6d 422 case SR_CONF_NUM_HDIV:
79917848
BV
423 *data = g_variant_new_int32(NUM_TIMEBASE);
424 break;
425 case SR_CONF_NUM_VDIV:
426 *data = g_variant_new_int32(NUM_VDIV);
427 break;
933defaa
BV
428 }
429
430 if (!sdi)
431 return SR_ERR_ARG;
432
433 devc = sdi->priv;
434 if (!cg) {
435 switch (key) {
436 case SR_CONF_CONN:
437 if (!sdi->conn)
438 return SR_ERR_ARG;
439 usb = sdi->conn;
440 if (usb->address == 255)
441 /* Device still needs to re-enumerate after firmware
442 * upload, so we don't know its (future) address. */
443 return SR_ERR;
444 snprintf(str, 128, "%d.%d", usb->bus, usb->address);
445 *data = g_variant_new_string(str);
446 break;
447 case SR_CONF_TIMEBASE:
448 *data = g_variant_new("(tt)", timebases[devc->timebase][0],
449 timebases[devc->timebase][1]);
450 break;
451 case SR_CONF_BUFFERSIZE:
452 *data = g_variant_new_uint64(devc->framesize);
453 break;
454 case SR_CONF_TRIGGER_SOURCE:
455 *data = g_variant_new_string(devc->triggersource);
456 break;
457 case SR_CONF_TRIGGER_SLOPE:
c442ffda 458 s = (devc->triggerslope == SLOPE_POSITIVE) ? "r" : "f";
933defaa
BV
459 *data = g_variant_new_string(s);
460 break;
461 case SR_CONF_HORIZ_TRIGGERPOS:
462 *data = g_variant_new_double(devc->triggerposition);
463 break;
464 default:
465 return SR_ERR_NA;
466 }
467 } else {
468 if (sdi->channel_groups->data == cg)
469 ch_idx = 0;
470 else if (sdi->channel_groups->next->data == cg)
471 ch_idx = 1;
472 else
473 return SR_ERR_ARG;
0c5f2abc 474 switch (key) {
933defaa
BV
475 case SR_CONF_FILTER:
476 *data = g_variant_new_boolean(devc->filter[ch_idx]);
477 break;
478 case SR_CONF_VDIV:
479 vdiv = vdivs[devc->voltage[ch_idx]];
480 *data = g_variant_new("(tt)", vdiv[0], vdiv[1]);
481 break;
482 case SR_CONF_COUPLING:
483 *data = g_variant_new_string(coupling[devc->coupling[ch_idx]]);
484 break;
485 }
79917848
BV
486 }
487
488 return SR_OK;
489}
490
584560f1 491static int config_set(uint32_t key, GVariant *data, const struct sr_dev_inst *sdi,
53b4680f 492 const struct sr_channel_group *cg)
3b533202 493{
269971dd 494 struct dev_context *devc;
f627afd6 495 double tmp_double;
86bb3f4a 496 uint64_t tmp_u64, p, q;
933defaa 497 int tmp_int, ch_idx, ret;
f627afd6
BV
498 unsigned int i;
499 const char *tmp_str;
8f996b89 500
3b533202 501 if (sdi->status != SR_ST_ACTIVE)
e73ffd42 502 return SR_ERR_DEV_CLOSED;
3b533202 503
a370ef19 504 ret = SR_OK;
269971dd 505 devc = sdi->priv;
933defaa
BV
506 if (!cg) {
507 switch (key) {
508 case SR_CONF_LIMIT_FRAMES:
509 devc->limit_frames = g_variant_get_uint64(data);
510 break;
511 case SR_CONF_TRIGGER_SLOPE:
512 tmp_str = g_variant_get_string(data, NULL);
513 if (!tmp_str || !(tmp_str[0] == 'f' || tmp_str[0] == 'r'))
514 return SR_ERR_ARG;
515 devc->triggerslope = (tmp_str[0] == 'r')
516 ? SLOPE_POSITIVE : SLOPE_NEGATIVE;
517 break;
518 case SR_CONF_HORIZ_TRIGGERPOS:
519 tmp_double = g_variant_get_double(data);
520 if (tmp_double < 0.0 || tmp_double > 1.0) {
521 sr_err("Trigger position should be between 0.0 and 1.0.");
522 ret = SR_ERR_ARG;
523 } else
524 devc->triggerposition = tmp_double;
525 break;
526 case SR_CONF_BUFFERSIZE:
527 tmp_u64 = g_variant_get_uint64(data);
07ffa5b3 528 for (i = 0; i < NUM_BUFFER_SIZES; i++) {
933defaa
BV
529 if (devc->profile->buffersizes[i] == tmp_u64) {
530 devc->framesize = tmp_u64;
531 break;
532 }
a370ef19 533 }
07ffa5b3 534 if (i == NUM_BUFFER_SIZES)
933defaa
BV
535 ret = SR_ERR_ARG;
536 break;
537 case SR_CONF_TIMEBASE:
538 g_variant_get(data, "(tt)", &p, &q);
539 tmp_int = -1;
540 for (i = 0; i < ARRAY_SIZE(timebases); i++) {
541 if (timebases[i][0] == p && timebases[i][1] == q) {
542 tmp_int = i;
543 break;
544 }
a370ef19 545 }
933defaa
BV
546 if (tmp_int >= 0)
547 devc->timebase = tmp_int;
548 else
ebb781a6 549 ret = SR_ERR_ARG;
933defaa
BV
550 break;
551 case SR_CONF_TRIGGER_SOURCE:
552 tmp_str = g_variant_get_string(data, NULL);
553 for (i = 0; trigger_sources[i]; i++) {
554 if (!strcmp(tmp_str, trigger_sources[i])) {
555 devc->triggersource = g_strdup(tmp_str);
556 break;
557 }
ebb781a6 558 }
933defaa
BV
559 if (trigger_sources[i] == 0)
560 ret = SR_ERR_ARG;
561 break;
562 default:
563 ret = SR_ERR_NA;
564 break;
ebb781a6 565 }
933defaa
BV
566 } else {
567 if (sdi->channel_groups->data == cg)
568 ch_idx = 0;
569 else if (sdi->channel_groups->next->data == cg)
570 ch_idx = 1;
571 else
572 return SR_ERR_ARG;
573 switch (key) {
574 case SR_CONF_FILTER:
575 devc->filter[ch_idx] = g_variant_get_boolean(data);
576 break;
577 case SR_CONF_VDIV:
578 g_variant_get(data, "(tt)", &p, &q);
579 tmp_int = -1;
580 for (i = 0; i < ARRAY_SIZE(vdivs); i++) {
581 if (vdivs[i][0] == p && vdivs[i][1] == q) {
582 tmp_int = i;
583 break;
584 }
313deed2 585 }
933defaa
BV
586 if (tmp_int >= 0) {
587 devc->voltage[ch_idx] = tmp_int;
588 } else
589 ret = SR_ERR_ARG;
590 break;
591 case SR_CONF_COUPLING:
592 tmp_str = g_variant_get_string(data, NULL);
593 for (i = 0; coupling[i]; i++) {
594 if (!strcmp(tmp_str, coupling[i])) {
595 devc->coupling[ch_idx] = i;
596 break;
597 }
b58fbd99 598 }
933defaa
BV
599 if (coupling[i] == 0)
600 ret = SR_ERR_ARG;
601 break;
602 default:
603 ret = SR_ERR_NA;
604 break;
b58fbd99 605 }
3b533202
BV
606 }
607
608 return ret;
609}
610
584560f1 611static int config_list(uint32_t key, GVariant **data, const struct sr_dev_inst *sdi,
53b4680f 612 const struct sr_channel_group *cg)
a1c743fc 613{
034accb5 614 struct dev_context *devc;
3973ee26
BV
615 GVariant *tuple, *rational[2];
616 GVariantBuilder gvb;
617 unsigned int i;
a1c743fc 618
933defaa 619 if (key == SR_CONF_SCAN_OPTIONS) {
584560f1
BV
620 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT32,
621 scanopts, ARRAY_SIZE(scanopts), sizeof(uint32_t));
933defaa
BV
622 return SR_OK;
623 } else if (key == SR_CONF_DEVICE_OPTIONS && !sdi) {
584560f1 624 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT32,
5ecd9049 625 drvopts, ARRAY_SIZE(drvopts), sizeof(uint32_t));
933defaa
BV
626 return SR_OK;
627 }
628
629 if (!sdi)
630 return SR_ERR_ARG;
631
632 if (!cg) {
93b118da 633 switch (key) {
933defaa
BV
634 case SR_CONF_DEVICE_OPTIONS:
635 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT32,
5ecd9049 636 devopts, ARRAY_SIZE(devopts), sizeof(uint32_t));
933defaa
BV
637 break;
638 case SR_CONF_BUFFERSIZE:
639 if (!sdi)
640 return SR_ERR_ARG;
641 devc = sdi->priv;
642 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT64,
07ffa5b3 643 devc->profile->buffersizes, NUM_BUFFER_SIZES, sizeof(uint64_t));
933defaa
BV
644 break;
645 case SR_CONF_TIMEBASE:
646 g_variant_builder_init(&gvb, G_VARIANT_TYPE_ARRAY);
647 for (i = 0; i < ARRAY_SIZE(timebases); i++) {
648 rational[0] = g_variant_new_uint64(timebases[i][0]);
649 rational[1] = g_variant_new_uint64(timebases[i][1]);
650 tuple = g_variant_new_tuple(rational, 2);
651 g_variant_builder_add_value(&gvb, tuple);
652 }
653 *data = g_variant_builder_end(&gvb);
654 break;
655 case SR_CONF_TRIGGER_SOURCE:
656 *data = g_variant_new_strv(trigger_sources,
657 ARRAY_SIZE(trigger_sources));
658 break;
659 case SR_CONF_TRIGGER_SLOPE:
660 *data = g_variant_new_strv(trigger_slopes,
661 ARRAY_SIZE(trigger_slopes));
662 break;
663 default:
664 return SR_ERR_NA;
3973ee26 665 }
933defaa 666 } else {
93b118da 667 switch (key) {
933defaa
BV
668 case SR_CONF_DEVICE_OPTIONS:
669 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT32,
670 devopts_cg, ARRAY_SIZE(devopts_cg), sizeof(uint32_t));
671 break;
672 case SR_CONF_COUPLING:
673 *data = g_variant_new_strv(coupling, ARRAY_SIZE(coupling));
674 break;
675 case SR_CONF_VDIV:
676 g_variant_builder_init(&gvb, G_VARIANT_TYPE_ARRAY);
677 for (i = 0; i < ARRAY_SIZE(vdivs); i++) {
678 rational[0] = g_variant_new_uint64(vdivs[i][0]);
679 rational[1] = g_variant_new_uint64(vdivs[i][1]);
680 tuple = g_variant_new_tuple(rational, 2);
681 g_variant_builder_add_value(&gvb, tuple);
682 }
683 *data = g_variant_builder_end(&gvb);
684 break;
685 default:
686 return SR_ERR_NA;
3973ee26 687 }
a1c743fc
BV
688 }
689
690 return SR_OK;
691}
692
69e19dd7 693static void send_chunk(struct sr_dev_inst *sdi, unsigned char *buf,
e749a8cb 694 int num_samples)
3b533202
BV
695{
696 struct sr_datafeed_packet packet;
5faebab2 697 struct sr_datafeed_analog_old analog;
69e19dd7 698 struct dev_context *devc;
c5841b28 699 float ch1, ch2, range;
ba7dd8bb 700 int num_channels, data_offset, i;
3b533202 701
69e19dd7 702 devc = sdi->priv;
ba7dd8bb 703 num_channels = (devc->ch1_enabled && devc->ch2_enabled) ? 2 : 1;
5faebab2 704 packet.type = SR_DF_ANALOG_OLD;
3b533202 705 packet.payload = &analog;
6e71ef3b 706 /* TODO: support for 5xxx series 9-bit samples */
ba7dd8bb 707 analog.channels = devc->enabled_channels;
e749a8cb 708 analog.num_samples = num_samples;
9956f285
UH
709 analog.mq = SR_MQ_VOLTAGE;
710 analog.unit = SR_UNIT_VOLT;
cf49d66b 711 analog.mqflags = 0;
886a52b6 712 /* TODO: Check malloc return value. */
ba7dd8bb 713 analog.data = g_try_malloc(analog.num_samples * sizeof(float) * num_channels);
6e71ef3b 714 data_offset = 0;
3b533202 715 for (i = 0; i < analog.num_samples; i++) {
e98b7f1b
UH
716 /*
717 * The device always sends data for both channels. If a channel
6e71ef3b 718 * is disabled, it contains a copy of the enabled channel's
e98b7f1b
UH
719 * data. However, we only send the requested channels to
720 * the bus.
c5841b28 721 *
e98b7f1b
UH
722 * Voltage values are encoded as a value 0-255 (0-512 on the
723 * DSO-5200*), where the value is a point in the range
724 * represented by the vdiv setting. There are 8 vertical divs,
725 * so e.g. 500mV/div represents 4V peak-to-peak where 0 = -2V
726 * and 255 = +2V.
6e71ef3b 727 */
e98b7f1b 728 /* TODO: Support for DSO-5xxx series 9-bit samples. */
269971dd 729 if (devc->ch1_enabled) {
933defaa 730 range = ((float)vdivs[devc->voltage[0]][0] / vdivs[devc->voltage[0]][1]) * 8;
e749a8cb 731 ch1 = range / 255 * *(buf + i * 2 + 1);
c5841b28
BV
732 /* Value is centered around 0V. */
733 ch1 -= range / 2;
6e71ef3b
BV
734 analog.data[data_offset++] = ch1;
735 }
269971dd 736 if (devc->ch2_enabled) {
933defaa 737 range = ((float)vdivs[devc->voltage[1]][0] / vdivs[devc->voltage[1]][1]) * 8;
e749a8cb 738 ch2 = range / 255 * *(buf + i * 2);
c5841b28 739 ch2 -= range / 2;
6e71ef3b
BV
740 analog.data[data_offset++] = ch2;
741 }
3b533202 742 }
695dc859 743 sr_session_send(sdi, &packet);
1e6b5b93 744 g_free(analog.data);
e749a8cb
BV
745}
746
e98b7f1b
UH
747/*
748 * Called by libusb (as triggered by handle_event()) when a transfer comes in.
e749a8cb 749 * Only channel data comes in asynchronously, and all transfers for this are
e98b7f1b 750 * queued up beforehand, so this just needs to chuck the incoming data onto
e749a8cb
BV
751 * the libsigrok session bus.
752 */
55462b8b 753static void LIBUSB_CALL receive_transfer(struct libusb_transfer *transfer)
e749a8cb
BV
754{
755 struct sr_datafeed_packet packet;
69e19dd7 756 struct sr_dev_inst *sdi;
269971dd 757 struct dev_context *devc;
e749a8cb
BV
758 int num_samples, pre;
759
69e19dd7
BV
760 sdi = transfer->user_data;
761 devc = sdi->priv;
eb8e6cd2
UH
762 sr_spew("receive_transfer(): status %s received %d bytes.",
763 libusb_error_name(transfer->status), transfer->actual_length);
e749a8cb
BV
764
765 if (transfer->actual_length == 0)
766 /* Nothing to send to the bus. */
767 return;
768
769 num_samples = transfer->actual_length / 2;
770
d4007311 771 sr_spew("Got %d-%d/%d samples in frame.", devc->samp_received + 1,
46a743c1 772 devc->samp_received + num_samples, devc->framesize);
e749a8cb 773
e98b7f1b
UH
774 /*
775 * The device always sends a full frame, but the beginning of the frame
e749a8cb
BV
776 * doesn't represent the trigger point. The offset at which the trigger
777 * happened came in with the capture state, so we need to start sending
e98b7f1b
UH
778 * from there up the session bus. The samples in the frame buffer
779 * before that trigger point came after the end of the device's frame
780 * buffer was reached, and it wrapped around to overwrite up until the
781 * trigger point.
e749a8cb 782 */
269971dd 783 if (devc->samp_received < devc->trigger_offset) {
e749a8cb 784 /* Trigger point not yet reached. */
269971dd 785 if (devc->samp_received + num_samples < devc->trigger_offset) {
e749a8cb 786 /* The entire chunk is before the trigger point. */
269971dd 787 memcpy(devc->framebuf + devc->samp_buffered * 2,
e749a8cb 788 transfer->buffer, num_samples * 2);
269971dd 789 devc->samp_buffered += num_samples;
e749a8cb 790 } else {
e98b7f1b
UH
791 /*
792 * This chunk hits or overruns the trigger point.
e749a8cb 793 * Store the part before the trigger fired, and
e98b7f1b
UH
794 * send the rest up to the session bus.
795 */
269971dd
BV
796 pre = devc->trigger_offset - devc->samp_received;
797 memcpy(devc->framebuf + devc->samp_buffered * 2,
e749a8cb 798 transfer->buffer, pre * 2);
269971dd 799 devc->samp_buffered += pre;
e749a8cb
BV
800
801 /* The rest of this chunk starts with the trigger point. */
e98b7f1b 802 sr_dbg("Reached trigger point, %d samples buffered.",
46a743c1 803 devc->samp_buffered);
e749a8cb
BV
804
805 /* Avoid the corner case where the chunk ended at
806 * exactly the trigger point. */
807 if (num_samples > pre)
69e19dd7 808 send_chunk(sdi, transfer->buffer + pre * 2,
e749a8cb
BV
809 num_samples - pre);
810 }
811 } else {
812 /* Already past the trigger point, just send it all out. */
a95f142e 813 send_chunk(sdi, transfer->buffer, num_samples);
e749a8cb
BV
814 }
815
269971dd 816 devc->samp_received += num_samples;
e749a8cb
BV
817
818 /* Everything in this transfer was either copied to the buffer or
819 * sent to the session bus. */
3b533202
BV
820 g_free(transfer->buffer);
821 libusb_free_transfer(transfer);
3b533202 822
269971dd 823 if (devc->samp_received >= devc->framesize) {
e749a8cb
BV
824 /* That was the last chunk in this frame. Send the buffered
825 * pre-trigger samples out now, in one big chunk. */
e98b7f1b 826 sr_dbg("End of frame, sending %d pre-trigger buffered samples.",
46a743c1 827 devc->samp_buffered);
69e19dd7 828 send_chunk(sdi, devc->framebuf, devc->samp_buffered);
e749a8cb
BV
829
830 /* Mark the end of this frame. */
ae88b97b 831 packet.type = SR_DF_FRAME_END;
695dc859 832 sr_session_send(sdi, &packet);
ae88b97b 833
269971dd 834 if (devc->limit_frames && ++devc->num_frames == devc->limit_frames) {
ae88b97b 835 /* Terminate session */
a3508e33 836 devc->dev_state = STOPPING;
ae88b97b 837 } else {
269971dd 838 devc->dev_state = NEW_CAPTURE;
ae88b97b
BV
839 }
840 }
3b533202
BV
841}
842
843static int handle_event(int fd, int revents, void *cb_data)
844{
a3508e33 845 const struct sr_dev_inst *sdi;
ae88b97b 846 struct sr_datafeed_packet packet;
3b533202 847 struct timeval tv;
4f840ce9 848 struct sr_dev_driver *di;
269971dd 849 struct dev_context *devc;
4f840ce9 850 struct drv_context *drvc;
ba7dd8bb 851 int num_channels;
6e6eeff4
BV
852 uint32_t trigger_offset;
853 uint8_t capturestate;
3b533202 854
3b533202
BV
855 (void)fd;
856 (void)revents;
857
269971dd 858 sdi = cb_data;
4f840ce9 859 di = sdi->driver;
41812aca 860 drvc = di->context;
269971dd 861 devc = sdi->priv;
a3508e33
BV
862 if (devc->dev_state == STOPPING) {
863 /* We've been told to wind up the acquisition. */
e98b7f1b
UH
864 sr_dbg("Stopping acquisition.");
865 /*
866 * TODO: Doesn't really cancel pending transfers so they might
867 * come in after SR_DF_END is sent.
868 */
102f1239 869 usb_source_remove(sdi->session, drvc->sr_ctx);
a3508e33 870
3be42bc2 871 std_session_send_df_end(sdi, LOG_PREFIX);
a3508e33
BV
872
873 devc->dev_state = IDLE;
874
875 return TRUE;
876 }
877
3b533202
BV
878 /* Always handle pending libusb events. */
879 tv.tv_sec = tv.tv_usec = 0;
d4abb463 880 libusb_handle_events_timeout(drvc->sr_ctx->libusb_ctx, &tv);
3b533202 881
3b533202 882 /* TODO: ugh */
269971dd 883 if (devc->dev_state == NEW_CAPTURE) {
c118080b 884 if (dso_capture_start(sdi) != SR_OK)
3b533202 885 return TRUE;
c118080b 886 if (dso_enable_trigger(sdi) != SR_OK)
3b533202 887 return TRUE;
c118080b 888// if (dso_force_trigger(sdi) != SR_OK)
a370ef19 889// return TRUE;
e98b7f1b 890 sr_dbg("Successfully requested next chunk.");
269971dd 891 devc->dev_state = CAPTURE;
3b533202
BV
892 return TRUE;
893 }
269971dd 894 if (devc->dev_state != CAPTURE)
3b533202
BV
895 return TRUE;
896
c118080b 897 if ((dso_get_capturestate(sdi, &capturestate, &trigger_offset)) != SR_OK)
3b533202 898 return TRUE;
3b533202 899
e98b7f1b
UH
900 sr_dbg("Capturestate %d.", capturestate);
901 sr_dbg("Trigger offset 0x%.6x.", trigger_offset);
3b533202
BV
902 switch (capturestate) {
903 case CAPTURE_EMPTY:
269971dd
BV
904 if (++devc->capture_empty_count >= MAX_CAPTURE_EMPTY) {
905 devc->capture_empty_count = 0;
c118080b 906 if (dso_capture_start(sdi) != SR_OK)
3b533202 907 break;
c118080b 908 if (dso_enable_trigger(sdi) != SR_OK)
3b533202 909 break;
c118080b 910// if (dso_force_trigger(sdi) != SR_OK)
a370ef19 911// break;
e98b7f1b 912 sr_dbg("Successfully requested next chunk.");
3b533202
BV
913 }
914 break;
915 case CAPTURE_FILLING:
e98b7f1b 916 /* No data yet. */
3b533202
BV
917 break;
918 case CAPTURE_READY_8BIT:
e749a8cb 919 /* Remember where in the captured frame the trigger is. */
269971dd 920 devc->trigger_offset = trigger_offset;
e749a8cb 921
ba7dd8bb 922 num_channels = (devc->ch1_enabled && devc->ch2_enabled) ? 2 : 1;
a95f142e 923 devc->framebuf = g_malloc(devc->framesize * num_channels * 2);
269971dd 924 devc->samp_buffered = devc->samp_received = 0;
e749a8cb 925
3b533202 926 /* Tell the scope to send us the first frame. */
69e19dd7 927 if (dso_get_channeldata(sdi, receive_transfer) != SR_OK)
3b533202 928 break;
ae88b97b 929
e98b7f1b
UH
930 /*
931 * Don't hit the state machine again until we're done fetching
ae88b97b
BV
932 * the data we just told the scope to send.
933 */
269971dd 934 devc->dev_state = FETCH_DATA;
ae88b97b
BV
935
936 /* Tell the frontend a new frame is on the way. */
937 packet.type = SR_DF_FRAME_BEGIN;
269971dd 938 sr_session_send(sdi, &packet);
3b533202
BV
939 break;
940 case CAPTURE_READY_9BIT:
941 /* TODO */
e98b7f1b 942 sr_err("Not yet supported.");
3b533202
BV
943 break;
944 case CAPTURE_TIMEOUT:
945 /* Doesn't matter, we'll try again next time. */
946 break;
947 default:
e98b7f1b
UH
948 sr_dbg("Unknown capture state: %d.", capturestate);
949 break;
3b533202
BV
950 }
951
952 return TRUE;
953}
954
695dc859 955static int dev_acquisition_start(const struct sr_dev_inst *sdi)
3b533202 956{
269971dd 957 struct dev_context *devc;
4f840ce9 958 struct sr_dev_driver *di = sdi->driver;
41812aca 959 struct drv_context *drvc = di->context;
3b533202 960
3b533202 961 if (sdi->status != SR_ST_ACTIVE)
e73ffd42 962 return SR_ERR_DEV_CLOSED;
3b533202 963
269971dd 964 devc = sdi->priv;
3b533202 965
ba7dd8bb
UH
966 if (configure_channels(sdi) != SR_OK) {
967 sr_err("Failed to configure channels.");
014359e3
BV
968 return SR_ERR;
969 }
970
c118080b 971 if (dso_init(sdi) != SR_OK)
3b533202
BV
972 return SR_ERR;
973
c118080b 974 if (dso_capture_start(sdi) != SR_OK)
3b533202
BV
975 return SR_ERR;
976
269971dd 977 devc->dev_state = CAPTURE;
102f1239 978 usb_source_add(sdi->session, drvc->sr_ctx, TICK, handle_event, (void *)sdi);
3b533202 979
695dc859 980 std_session_send_df_header(sdi, LOG_PREFIX);
3b533202 981
3b533202
BV
982 return SR_OK;
983}
984
695dc859 985static int dev_acquisition_stop(struct sr_dev_inst *sdi)
3b533202 986{
269971dd
BV
987 struct dev_context *devc;
988
3b533202
BV
989 if (sdi->status != SR_ST_ACTIVE)
990 return SR_ERR;
991
a3508e33
BV
992 devc = sdi->priv;
993 devc->dev_state = STOPPING;
3b533202
BV
994
995 return SR_OK;
996}
997
62bb8840 998SR_PRIV struct sr_dev_driver hantek_dso_driver_info = {
3b533202
BV
999 .name = "hantek-dso",
1000 .longname = "Hantek DSO",
1001 .api_version = 1,
c2fdcc25 1002 .init = std_init,
700d6b64 1003 .cleanup = std_cleanup,
6078d2c9 1004 .scan = scan,
c01bf34c 1005 .dev_list = std_dev_list,
3b412e3a 1006 .dev_clear = dev_clear,
79917848 1007 .config_get = config_get,
035a1078 1008 .config_set = config_set,
a1c743fc 1009 .config_list = config_list,
6078d2c9
UH
1010 .dev_open = dev_open,
1011 .dev_close = dev_close,
1012 .dev_acquisition_start = dev_acquisition_start,
1013 .dev_acquisition_stop = dev_acquisition_stop,
41812aca 1014 .context = NULL,
3b533202 1015};