]> sigrok.org Git - sigrok-dumps.git/blame - spi/ade7758/README
avr_isp: add dump for ATmega328/P
[sigrok-dumps.git] / spi / ade7758 / README
CommitLineData
cefb8a22
UH
1-------------------------------------------------------------------------------
2Analog Devices ADE7758
3-------------------------------------------------------------------------------
4
5This is a set of example captures of ADE7758 SPI communications.
6
047542b9 7Note that Chip Select is _optional_ on this device, provided that you are
cefb8a22
UH
8careful to only use valid, full length SPI read/write requests.
9
10Details:
11http://www.analog.com/en/products/analog-to-digital-converters/integrated-special-purpose-converters/energy-metering-ics/ade7758.html
12
13
14Logic analyzer setup
15--------------------
16
17The logic analyzer used was a Saleae Logic16 clone (at 50MHz):
18
19 Probe ADE7758 pin
20 -----------------------
21 0 CLK
22 1 MISO
23 2 MOSI
24 3 IRQ
25
26
27Data
28----
047542b9
KP
29
30In this case, the chip is configured to provide interrupts on voltage zero
31crossings, and the host MCU is reading the status register, and then the
32appropriate (phase B) voltage/current registers.
33
cefb8a22
UH
34It is largely an example of SPI without CS, in SPI mode 0,1.
35
36Correct decodings with the ADE7758 decoder should show:
37
38 RSTATUS: 0x400
39 FREQ: 0x0 (frequency is from phase A, not connected on this device)
40 BVRMS: 0x10cd0c (context) or 0x10ccfa (nocontext)
41 BIRMS: 0x2ac (context) or 0x2a8 (nocontext)
42
43
44ade7758-phaseB-zx-irq-context.sr
45--------------------------------
46
47Trigger with precapture on the IRQ pin falling edge.
48
047542b9 49
cefb8a22
UH
50ade7758-phaseB-zx-irq-nocontext.sr
51----------------------------------
047542b9 52
cefb8a22 53Trigger on SPI CLK rising edge.
047542b9 54