]>
Commit | Line | Data |
---|---|---|
f44d2db2 | 1 | ## |
50bd5d25 | 2 | ## This file is part of the libsigrokdecode project. |
f44d2db2 | 3 | ## |
0bb7bcf3 | 4 | ## Copyright (C) 2011-2014 Uwe Hermann <uwe@hermann-uwe.de> |
f44d2db2 UH |
5 | ## |
6 | ## This program is free software; you can redistribute it and/or modify | |
7 | ## it under the terms of the GNU General Public License as published by | |
8 | ## the Free Software Foundation; either version 2 of the License, or | |
9 | ## (at your option) any later version. | |
10 | ## | |
11 | ## This program is distributed in the hope that it will be useful, | |
12 | ## but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | ## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | ## GNU General Public License for more details. | |
15 | ## | |
16 | ## You should have received a copy of the GNU General Public License | |
17 | ## along with this program; if not, write to the Free Software | |
18 | ## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA | |
19 | ## | |
20 | ||
677d597b | 21 | import sigrokdecode as srd |
f44d2db2 | 22 | |
4cace3b8 | 23 | ''' |
c515eed7 | 24 | OUTPUT_PYTHON format: |
4cace3b8 UH |
25 | |
26 | UART packet: | |
27 | [<packet-type>, <rxtx>, <packet-data>] | |
28 | ||
29 | This is the list of <packet-type>s and their respective <packet-data>: | |
30 | - 'STARTBIT': The data is the (integer) value of the start bit (0/1). | |
31 | - 'DATA': The data is the (integer) value of the UART data. Valid values | |
32 | range from 0 to 512 (as the data can be up to 9 bits in size). | |
33 | - 'PARITYBIT': The data is the (integer) value of the parity bit (0/1). | |
34 | - 'STOPBIT': The data is the (integer) value of the stop bit (0 or 1). | |
35 | - 'INVALID STARTBIT': The data is the (integer) value of the start bit (0/1). | |
36 | - 'INVALID STOPBIT': The data is the (integer) value of the stop bit (0/1). | |
37 | - 'PARITY ERROR': The data is a tuple with two entries. The first one is | |
38 | the expected parity value, the second is the actual parity value. | |
39 | - TODO: Frame error? | |
40 | ||
41 | The <rxtx> field is 0 for RX packets, 1 for TX packets. | |
42 | ''' | |
43 | ||
97cca21f UH |
44 | # Used for differentiating between the two data directions. |
45 | RX = 0 | |
46 | TX = 1 | |
47 | ||
f44d2db2 UH |
48 | # Given a parity type to check (odd, even, zero, one), the value of the |
49 | # parity bit, the value of the data, and the length of the data (5-9 bits, | |
50 | # usually 8 bits) return True if the parity is correct, False otherwise. | |
a7fc4c34 | 51 | # 'none' is _not_ allowed as value for 'parity_type'. |
f44d2db2 UH |
52 | def parity_ok(parity_type, parity_bit, data, num_data_bits): |
53 | ||
54 | # Handle easy cases first (parity bit is always 1 or 0). | |
a7fc4c34 | 55 | if parity_type == 'zero': |
f44d2db2 | 56 | return parity_bit == 0 |
a7fc4c34 | 57 | elif parity_type == 'one': |
f44d2db2 UH |
58 | return parity_bit == 1 |
59 | ||
60 | # Count number of 1 (high) bits in the data (and the parity bit itself!). | |
ac941bf9 | 61 | ones = bin(data).count('1') + parity_bit |
f44d2db2 UH |
62 | |
63 | # Check for odd/even parity. | |
a7fc4c34 | 64 | if parity_type == 'odd': |
ac941bf9 | 65 | return (ones % 2) == 1 |
a7fc4c34 | 66 | elif parity_type == 'even': |
ac941bf9 | 67 | return (ones % 2) == 0 |
f44d2db2 UH |
68 | else: |
69 | raise Exception('Invalid parity type: %d' % parity_type) | |
70 | ||
677d597b | 71 | class Decoder(srd.Decoder): |
a2c2afd9 | 72 | api_version = 1 |
f44d2db2 UH |
73 | id = 'uart' |
74 | name = 'UART' | |
3d3da57d | 75 | longname = 'Universal Asynchronous Receiver/Transmitter' |
a465436e | 76 | desc = 'Asynchronous, serial bus.' |
f44d2db2 UH |
77 | license = 'gplv2+' |
78 | inputs = ['logic'] | |
79 | outputs = ['uart'] | |
3dd546c1 UH |
80 | probes = [] |
81 | optional_probes = [ | |
f44d2db2 UH |
82 | # Allow specifying only one of the signals, e.g. if only one data |
83 | # direction exists (or is relevant). | |
29ed0f4c UH |
84 | {'id': 'rx', 'name': 'RX', 'desc': 'UART receive line'}, |
85 | {'id': 'tx', 'name': 'TX', 'desc': 'UART transmit line'}, | |
86 | ] | |
f44d2db2 | 87 | options = { |
97cca21f | 88 | 'baudrate': ['Baud rate', 115200], |
f44d2db2 | 89 | 'num_data_bits': ['Data bits', 8], # Valid: 5-9. |
a7fc4c34 UH |
90 | 'parity_type': ['Parity type', 'none'], |
91 | 'parity_check': ['Check parity?', 'yes'], # TODO: Bool supported? | |
92 | 'num_stop_bits': ['Stop bit(s)', '1'], # String! 0, 0.5, 1, 1.5. | |
93 | 'bit_order': ['Bit order', 'lsb-first'], | |
3006c663 | 94 | 'format': ['Data format', 'ascii'], # ascii/dec/hex/oct/bin |
f44d2db2 | 95 | # TODO: Options to invert the signal(s). |
f44d2db2 | 96 | } |
e97b6ef5 | 97 | annotations = [ |
2ce20a91 UH |
98 | ['rx-data', 'RX data'], |
99 | ['tx-data', 'TX data'], | |
100 | ['rx-start-bits', 'RX start bits'], | |
101 | ['tx-start-bits', 'TX start bits'], | |
102 | ['rx-parity-bits', 'RX parity bits'], | |
103 | ['tx-parity-bits', 'TX parity bits'], | |
104 | ['rx-stop-bits', 'RX stop bits'], | |
105 | ['tx-stop-bits', 'TX stop bits'], | |
106 | ['rx-warnings', 'RX warnings'], | |
107 | ['tx-warnings', 'TX warnings'], | |
1bb57ab8 | 108 | ] |
2ce20a91 UH |
109 | annotation_rows = ( |
110 | ('rx-data', 'RX', (0, 2, 4, 6)), | |
111 | ('tx-data', 'TX', (1, 3, 5, 7)), | |
112 | ('rx-warnings', 'RX warnings', (8,)), | |
113 | ('tx-warnings', 'TX warnings', (9,)), | |
114 | ) | |
0bb7bcf3 UH |
115 | binary = ( |
116 | ('rx', 'RX dump'), | |
117 | ('tx', 'TX dump'), | |
118 | ('rxtx', 'RX/TX dump'), | |
119 | ) | |
f44d2db2 | 120 | |
97cca21f | 121 | def putx(self, rxtx, data): |
15ac6604 UH |
122 | s, halfbit = self.startsample[rxtx], int(self.bit_width / 2) |
123 | self.put(s - halfbit, self.samplenum + halfbit, self.out_ann, data) | |
124 | ||
125 | def putg(self, data): | |
126 | s, halfbit = self.samplenum, int(self.bit_width / 2) | |
127 | self.put(s - halfbit, s + halfbit, self.out_ann, data) | |
128 | ||
129 | def putp(self, data): | |
130 | s, halfbit = self.samplenum, int(self.bit_width / 2) | |
c515eed7 | 131 | self.put(s - halfbit, s + halfbit, self.out_python, data) |
97cca21f | 132 | |
0bb7bcf3 UH |
133 | def putbin(self, rxtx, data): |
134 | s, halfbit = self.startsample[rxtx], int(self.bit_width / 2) | |
135 | self.put(s - halfbit, self.samplenum + halfbit, self.out_bin, data) | |
136 | ||
f44d2db2 | 137 | def __init__(self, **kwargs): |
f372d597 | 138 | self.samplerate = None |
f44d2db2 | 139 | self.samplenum = 0 |
97cca21f UH |
140 | self.frame_start = [-1, -1] |
141 | self.startbit = [-1, -1] | |
142 | self.cur_data_bit = [0, 0] | |
143 | self.databyte = [0, 0] | |
1ccef461 | 144 | self.paritybit = [-1, -1] |
97cca21f UH |
145 | self.stopbit1 = [-1, -1] |
146 | self.startsample = [-1, -1] | |
2b716038 | 147 | self.state = ['WAIT FOR START BIT', 'WAIT FOR START BIT'] |
83be7b83 UH |
148 | self.oldbit = [1, 1] |
149 | self.oldpins = [1, 1] | |
f44d2db2 | 150 | |
f372d597 | 151 | def start(self): |
c515eed7 | 152 | self.out_python = self.register(srd.OUTPUT_PYTHON) |
0bb7bcf3 | 153 | self.out_bin = self.register(srd.OUTPUT_BINARY) |
be465111 | 154 | self.out_ann = self.register(srd.OUTPUT_ANN) |
f44d2db2 | 155 | |
f372d597 BV |
156 | def metadata(self, key, value): |
157 | if key == srd.SRD_CONF_SAMPLERATE: | |
158 | self.samplerate = value; | |
159 | # The width of one UART bit in number of samples. | |
160 | self.bit_width = float(self.samplerate) / float(self.options['baudrate']) | |
f44d2db2 | 161 | |
f44d2db2 | 162 | # Return true if we reached the middle of the desired bit, false otherwise. |
97cca21f | 163 | def reached_bit(self, rxtx, bitnum): |
f44d2db2 UH |
164 | # bitpos is the samplenumber which is in the middle of the |
165 | # specified UART bit (0 = start bit, 1..x = data, x+1 = parity bit | |
166 | # (if used) or the first stop bit, and so on). | |
97cca21f | 167 | bitpos = self.frame_start[rxtx] + (self.bit_width / 2.0) |
f44d2db2 UH |
168 | bitpos += bitnum * self.bit_width |
169 | if self.samplenum >= bitpos: | |
170 | return True | |
171 | return False | |
172 | ||
97cca21f UH |
173 | def reached_bit_last(self, rxtx, bitnum): |
174 | bitpos = self.frame_start[rxtx] + ((bitnum + 1) * self.bit_width) | |
f44d2db2 UH |
175 | if self.samplenum >= bitpos: |
176 | return True | |
177 | return False | |
178 | ||
97cca21f | 179 | def wait_for_start_bit(self, rxtx, old_signal, signal): |
f44d2db2 UH |
180 | # The start bit is always 0 (low). As the idle UART (and the stop bit) |
181 | # level is 1 (high), the beginning of a start bit is a falling edge. | |
182 | if not (old_signal == 1 and signal == 0): | |
183 | return | |
184 | ||
185 | # Save the sample number where the start bit begins. | |
97cca21f | 186 | self.frame_start[rxtx] = self.samplenum |
f44d2db2 | 187 | |
2b716038 | 188 | self.state[rxtx] = 'GET START BIT' |
f44d2db2 | 189 | |
97cca21f | 190 | def get_start_bit(self, rxtx, signal): |
f44d2db2 | 191 | # Skip samples until we're in the middle of the start bit. |
97cca21f | 192 | if not self.reached_bit(rxtx, 0): |
1bb57ab8 | 193 | return |
f44d2db2 | 194 | |
97cca21f | 195 | self.startbit[rxtx] = signal |
f44d2db2 | 196 | |
5cc4b6a0 | 197 | # The startbit must be 0. If not, we report an error. |
97cca21f | 198 | if self.startbit[rxtx] != 0: |
15ac6604 | 199 | self.putp(['INVALID STARTBIT', rxtx, self.startbit[rxtx]]) |
5cc4b6a0 | 200 | # TODO: Abort? Ignore rest of the frame? |
f44d2db2 | 201 | |
97cca21f UH |
202 | self.cur_data_bit[rxtx] = 0 |
203 | self.databyte[rxtx] = 0 | |
204 | self.startsample[rxtx] = -1 | |
f44d2db2 | 205 | |
2b716038 | 206 | self.state[rxtx] = 'GET DATA BITS' |
f44d2db2 | 207 | |
15ac6604 | 208 | self.putp(['STARTBIT', rxtx, self.startbit[rxtx]]) |
2ce20a91 | 209 | self.putg([rxtx + 2, ['Start bit', 'Start', 'S']]) |
f44d2db2 | 210 | |
97cca21f | 211 | def get_data_bits(self, rxtx, signal): |
f44d2db2 | 212 | # Skip samples until we're in the middle of the desired data bit. |
97cca21f | 213 | if not self.reached_bit(rxtx, self.cur_data_bit[rxtx] + 1): |
1bb57ab8 | 214 | return |
f44d2db2 | 215 | |
15ac6604 | 216 | # Save the sample number of the middle of the first data bit. |
97cca21f UH |
217 | if self.startsample[rxtx] == -1: |
218 | self.startsample[rxtx] = self.samplenum | |
f44d2db2 UH |
219 | |
220 | # Get the next data bit in LSB-first or MSB-first fashion. | |
a7fc4c34 | 221 | if self.options['bit_order'] == 'lsb-first': |
97cca21f | 222 | self.databyte[rxtx] >>= 1 |
fd4aa8aa UH |
223 | self.databyte[rxtx] |= \ |
224 | (signal << (self.options['num_data_bits'] - 1)) | |
a7fc4c34 | 225 | elif self.options['bit_order'] == 'msb-first': |
97cca21f UH |
226 | self.databyte[rxtx] <<= 1 |
227 | self.databyte[rxtx] |= (signal << 0) | |
f44d2db2 | 228 | else: |
a7fc4c34 | 229 | raise Exception('Invalid bit order value: %s', |
4a04ece4 | 230 | self.options['bit_order']) |
f44d2db2 UH |
231 | |
232 | # Return here, unless we already received all data bits. | |
4a04ece4 | 233 | if self.cur_data_bit[rxtx] < self.options['num_data_bits'] - 1: |
97cca21f | 234 | self.cur_data_bit[rxtx] += 1 |
1bb57ab8 | 235 | return |
f44d2db2 | 236 | |
2b716038 | 237 | self.state[rxtx] = 'GET PARITY BIT' |
f44d2db2 | 238 | |
15ac6604 | 239 | self.putp(['DATA', rxtx, self.databyte[rxtx]]) |
f44d2db2 | 240 | |
3006c663 UH |
241 | b, f = self.databyte[rxtx], self.options['format'] |
242 | if f == 'ascii': | |
e0a0123d | 243 | c = chr(b) if b in range(30, 126 + 1) else '[%02X]' % b |
8705ddc8 | 244 | self.putx(rxtx, [rxtx, [c]]) |
3006c663 | 245 | elif f == 'dec': |
6d6b32d6 | 246 | self.putx(rxtx, [rxtx, [str(b)]]) |
3006c663 | 247 | elif f == 'hex': |
6d6b32d6 | 248 | self.putx(rxtx, [rxtx, [hex(b)[2:].zfill(2).upper()]]) |
3006c663 | 249 | elif f == 'oct': |
6d6b32d6 | 250 | self.putx(rxtx, [rxtx, [oct(b)[2:].zfill(3)]]) |
3006c663 | 251 | elif f == 'bin': |
6d6b32d6 | 252 | self.putx(rxtx, [rxtx, [bin(b)[2:].zfill(8)]]) |
3006c663 UH |
253 | else: |
254 | raise Exception('Invalid data format option: %s' % f) | |
f44d2db2 | 255 | |
0bb7bcf3 UH |
256 | self.putbin(rxtx, (rxtx, bytes([b]))) |
257 | self.putbin(rxtx, (2, bytes([b]))) | |
258 | ||
97cca21f | 259 | def get_parity_bit(self, rxtx, signal): |
f44d2db2 | 260 | # If no parity is used/configured, skip to the next state immediately. |
a7fc4c34 | 261 | if self.options['parity_type'] == 'none': |
2b716038 | 262 | self.state[rxtx] = 'GET STOP BITS' |
1bb57ab8 | 263 | return |
f44d2db2 UH |
264 | |
265 | # Skip samples until we're in the middle of the parity bit. | |
4a04ece4 | 266 | if not self.reached_bit(rxtx, self.options['num_data_bits'] + 1): |
1bb57ab8 | 267 | return |
f44d2db2 | 268 | |
97cca21f | 269 | self.paritybit[rxtx] = signal |
f44d2db2 | 270 | |
2b716038 | 271 | self.state[rxtx] = 'GET STOP BITS' |
f44d2db2 | 272 | |
ac941bf9 | 273 | if parity_ok(self.options['parity_type'], self.paritybit[rxtx], |
4a04ece4 | 274 | self.databyte[rxtx], self.options['num_data_bits']): |
15ac6604 | 275 | self.putp(['PARITYBIT', rxtx, self.paritybit[rxtx]]) |
2ce20a91 | 276 | self.putg([rxtx + 4, ['Parity bit', 'Parity', 'P']]) |
f44d2db2 | 277 | else: |
61132abd | 278 | # TODO: Return expected/actual parity values. |
15ac6604 | 279 | self.putp(['PARITY ERROR', rxtx, (0, 1)]) # FIXME: Dummy tuple... |
2ce20a91 | 280 | self.putg([rxtx + 8, ['Parity error', 'Parity err', 'PE']]) |
f44d2db2 UH |
281 | |
282 | # TODO: Currently only supports 1 stop bit. | |
97cca21f | 283 | def get_stop_bits(self, rxtx, signal): |
f44d2db2 | 284 | # Skip samples until we're in the middle of the stop bit(s). |
a7fc4c34 | 285 | skip_parity = 0 if self.options['parity_type'] == 'none' else 1 |
4a04ece4 UH |
286 | b = self.options['num_data_bits'] + 1 + skip_parity |
287 | if not self.reached_bit(rxtx, b): | |
1bb57ab8 | 288 | return |
f44d2db2 | 289 | |
97cca21f | 290 | self.stopbit1[rxtx] = signal |
f44d2db2 | 291 | |
5cc4b6a0 | 292 | # Stop bits must be 1. If not, we report an error. |
97cca21f | 293 | if self.stopbit1[rxtx] != 1: |
15ac6604 | 294 | self.putp(['INVALID STOPBIT', rxtx, self.stopbit1[rxtx]]) |
2ce20a91 | 295 | self.putg([rxtx + 6, ['Frame error', 'Frame err', 'FE']]) |
5cc4b6a0 | 296 | # TODO: Abort? Ignore the frame? Other? |
f44d2db2 | 297 | |
2b716038 | 298 | self.state[rxtx] = 'WAIT FOR START BIT' |
f44d2db2 | 299 | |
15ac6604 | 300 | self.putp(['STOPBIT', rxtx, self.stopbit1[rxtx]]) |
2ce20a91 | 301 | self.putg([rxtx + 4, ['Stop bit', 'Stop', 'T']]) |
f44d2db2 | 302 | |
decde15e | 303 | def decode(self, ss, es, data): |
f372d597 BV |
304 | if self.samplerate is None: |
305 | raise Exception("Cannot decode without samplerate.") | |
2fcd7c22 UH |
306 | for (self.samplenum, pins) in data: |
307 | ||
b0827236 UH |
308 | # Note: Ignoring identical samples here for performance reasons |
309 | # is not possible for this PD, at least not in the current state. | |
310 | # if self.oldpins == pins: | |
311 | # continue | |
2fcd7c22 | 312 | self.oldpins, (rx, tx) = pins, pins |
f44d2db2 | 313 | |
3dd546c1 UH |
314 | # Either RX or TX (but not both) can be omitted. |
315 | has_pin = [rx in (0, 1), tx in (0, 1)] | |
316 | if has_pin == [False, False]: | |
317 | raise Exception('Either TX or RX (or both) pins required.') | |
318 | ||
f44d2db2 | 319 | # State machine. |
97cca21f | 320 | for rxtx in (RX, TX): |
3dd546c1 UH |
321 | # Don't try to handle RX (or TX) if not supplied. |
322 | if not has_pin[rxtx]: | |
323 | continue | |
324 | ||
97cca21f UH |
325 | signal = rx if (rxtx == RX) else tx |
326 | ||
2b716038 | 327 | if self.state[rxtx] == 'WAIT FOR START BIT': |
97cca21f | 328 | self.wait_for_start_bit(rxtx, self.oldbit[rxtx], signal) |
2b716038 | 329 | elif self.state[rxtx] == 'GET START BIT': |
97cca21f | 330 | self.get_start_bit(rxtx, signal) |
2b716038 | 331 | elif self.state[rxtx] == 'GET DATA BITS': |
97cca21f | 332 | self.get_data_bits(rxtx, signal) |
2b716038 | 333 | elif self.state[rxtx] == 'GET PARITY BIT': |
97cca21f | 334 | self.get_parity_bit(rxtx, signal) |
2b716038 | 335 | elif self.state[rxtx] == 'GET STOP BITS': |
97cca21f UH |
336 | self.get_stop_bits(rxtx, signal) |
337 | else: | |
0eeeb544 | 338 | raise Exception('Invalid state: %s' % self.state[rxtx]) |
97cca21f UH |
339 | |
340 | # Save current RX/TX values for the next round. | |
341 | self.oldbit[rxtx] = signal | |
f44d2db2 | 342 |