]> sigrok.org Git - libsigrok.git/blame - src/hardware/scpi-pps/profiles.c
projects / libsigrok.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
scpi-pps: Add SR_CONF_REGULATION for HP 66xxA power supplies.
[libsigrok.git] / src / hardware / scpi-pps / profiles.c
CommitLineData
d4eabea8
BV		 1/*
2 * This file is part of the libsigrok project.
3 *
4 * Copyright (C) 2014 Bert Vermeulen <bert@biot.com>
4ee1e2f3
AG		 5 * Copyright (C) 2015 Google, Inc.
6 * (Written by Alexandru Gagniuc <mrnuke@google.com> for Google, Inc.)
7e66bf05 7 * Copyright (C) 2017,2019 Frank Stettner <frank-stettner@gmx.net>
d4eabea8
BV		 8 *
9 * This program is free software: you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation, either version 3 of the License, or
12 * (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program. If not, see <http://www.gnu.org/licenses/>.
21 */
22
6ec6c43b 23#include <config.h>
22c18b03 24#include <string.h>
ba464a12 25#include <strings.h>
d4eabea8
BV		 26#include "protocol.h"
27
28#define CH_IDX(x) (1 << x)
6ed709fe 29#define FREQ_DC_ONLY {0, 0, 0, 0, 0}
49a468ed
FS		 30#define NO_OVP_LIMITS {0, 0, 0, 0, 0}
31#define NO_OCP_LIMITS {0, 0, 0, 0, 0}
d4eabea8 32
5c9e56c9
AG		 33/* Agilent/Keysight N5700A series */
34static const uint32_t agilent_n5700a_devopts[] = {
e91bb0a6 35 SR_CONF_CONTINUOUS,
88e4daa9
ML		 36 SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET,
37 SR_CONF_LIMIT_MSEC | SR_CONF_GET | SR_CONF_SET,
5c9e56c9
AG		 38};
39
40static const uint32_t agilent_n5700a_devopts_cg[] = {
41 SR_CONF_OVER_VOLTAGE_PROTECTION_THRESHOLD | SR_CONF_GET | SR_CONF_SET,
42 SR_CONF_OVER_CURRENT_PROTECTION_ENABLED | SR_CONF_GET | SR_CONF_SET,
43 SR_CONF_OVER_CURRENT_PROTECTION_THRESHOLD | SR_CONF_GET | SR_CONF_SET,
da005885
UH		 44 SR_CONF_VOLTAGE | SR_CONF_GET,
45 SR_CONF_VOLTAGE_TARGET | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
46 SR_CONF_CURRENT | SR_CONF_GET,
47 SR_CONF_ENABLED | SR_CONF_GET | SR_CONF_SET,
5c9e56c9
AG		 48};
49
6cc93128 50static const struct channel_group_spec agilent_n5700a_cg[] = {
f2bbcc33 51 { "1", CH_IDX(0), PPS_OVP | PPS_OCP, SR_MQFLAG_DC },
6cc93128
AG		 52};
53
8cb5affe 54static const struct channel_spec agilent_n5767a_ch[] = {
49a468ed 55 { "1", { 0, 60, 0.0072, 3, 4 }, { 0, 25, 0.003, 3, 4 }, { 0, 1500 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
5c9e56c9
AG		 56};
57
6cc93128 58static const struct channel_spec agilent_n5763a_ch[] = {
49a468ed 59 { "1", { 0, 12.5, 0.0015, 3, 4 }, { 0, 120, 0.0144, 3, 4 }, { 0, 1500 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
5c9e56c9
AG		 60};
61
62/*
63 * TODO: OVER_CURRENT_PROTECTION_ACTIVE status can be determined by the OC bit
562a3490 64 * in STAT:QUES:EVEN?, but this is not implemented.
5c9e56c9 65 */
8cb5affe 66static const struct scpi_command agilent_n5700a_cmd[] = {
5c9e56c9
AG		 67 { SCPI_CMD_REMOTE, "SYST:COMM:RLST REM" },
68 { SCPI_CMD_LOCAL, "SYST:COMM:RLST LOC" },
69 { SCPI_CMD_GET_MEAS_VOLTAGE, ":MEAS:VOLT?" },
70 { SCPI_CMD_GET_MEAS_CURRENT, "MEAS:CURR?" },
71 { SCPI_CMD_GET_VOLTAGE_TARGET, ":SOUR:VOLT?" },
72 { SCPI_CMD_SET_VOLTAGE_TARGET, ":SOUR:VOLT %.6f" },
73 { SCPI_CMD_GET_CURRENT_LIMIT, ":SOUR:CURR?" },
74 { SCPI_CMD_SET_CURRENT_LIMIT, ":SOUR:CURR %.6f" },
75 { SCPI_CMD_GET_OUTPUT_ENABLED, ":OUTP:STAT?" },
76 { SCPI_CMD_SET_OUTPUT_ENABLE, ":OUTP ON" },
77 { SCPI_CMD_SET_OUTPUT_DISABLE, ":OUTP OFF" },
78 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":VOLT:PROT?" },
79 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":VOLT:PROT %.6f" },
80 { SCPI_CMD_GET_OVER_CURRENT_PROTECTION_ENABLED, ":CURR:PROT:STAT?" },
81 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_ENABLE, ":CURR:PROT:STAT ON?"},
82 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_DISABLE, ":CURR:PROT:STAT OFF?"},
562a3490 83 /* Current limit (CC mode) and OCP are set using the same command. */
5c9e56c9
AG		 84 { SCPI_CMD_GET_OVER_CURRENT_PROTECTION_THRESHOLD, ":SOUR:CURR?" },
85 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_THRESHOLD, ":SOUR:CURR %.6f" },
91ef511d 86 ALL_ZERO
5c9e56c9
AG		 87};
88
c3bfb959
MW		 89/* BK Precision 9130 series */
90static const uint32_t bk_9130_devopts[] = {
91 SR_CONF_CONTINUOUS,
92 SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET,
93 SR_CONF_LIMIT_MSEC | SR_CONF_GET | SR_CONF_SET,
94};
95
96static const uint32_t bk_9130_devopts_cg[] = {
97 SR_CONF_OVER_VOLTAGE_PROTECTION_THRESHOLD | SR_CONF_GET | SR_CONF_SET,
98 SR_CONF_VOLTAGE | SR_CONF_GET,
99 SR_CONF_VOLTAGE_TARGET | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
100 SR_CONF_CURRENT | SR_CONF_GET,
101 SR_CONF_CURRENT_LIMIT | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
102 SR_CONF_ENABLED | SR_CONF_GET | SR_CONF_SET,
103};
104
105static const struct channel_spec bk_9130_ch[] = {
106 { "1", { 0, 30, 0.001, 3, 3 }, { 0, 3, 0.001, 3, 3 }, { 0, 90, 0, 3, 3 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
107 { "2", { 0, 30, 0.001, 3, 3 }, { 0, 3, 0.001, 3, 3 }, { 0, 90, 0, 3, 3 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
108 { "3", { 0, 5, 0.001, 3, 3 }, { 0, 3, 0.001, 3, 3 }, { 0, 15, 0, 3, 3 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
109};
110
111static const struct channel_group_spec bk_9130_cg[] = {
f2bbcc33
FS		 112 { "1", CH_IDX(0), PPS_OVP, SR_MQFLAG_DC },
113 { "2", CH_IDX(1), PPS_OVP, SR_MQFLAG_DC },
114 { "3", CH_IDX(2), PPS_OVP, SR_MQFLAG_DC },
c3bfb959
MW		 115};
116
117static const struct scpi_command bk_9130_cmd[] = {
118 { SCPI_CMD_REMOTE, "SYST:REMOTE" },
119 { SCPI_CMD_LOCAL, "SYST:LOCAL" },
120 { SCPI_CMD_SELECT_CHANNEL, ":INST:NSEL %s" },
121 { SCPI_CMD_GET_MEAS_VOLTAGE, ":MEAS:VOLT?" },
122 { SCPI_CMD_GET_MEAS_CURRENT, ":MEAS:CURR?" },
123 { SCPI_CMD_GET_MEAS_POWER, ":MEAS:POWER?" },
124 { SCPI_CMD_GET_VOLTAGE_TARGET, ":SOUR:VOLT?" },
125 { SCPI_CMD_SET_VOLTAGE_TARGET, ":SOUR:VOLT %.6f" },
126 { SCPI_CMD_GET_CURRENT_LIMIT, ":SOUR:CURR?" },
127 { SCPI_CMD_SET_CURRENT_LIMIT, ":SOUR:CURR %.6f" },
128 { SCPI_CMD_GET_OUTPUT_ENABLED, ":OUTP?" },
129 { SCPI_CMD_SET_OUTPUT_ENABLE, ":OUTP 1" },
130 { SCPI_CMD_SET_OUTPUT_DISABLE, ":OUTP 0" },
131 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":SOUR:VOLT:PROT?" },
132 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":SOUR:VOLT:PROT %.6f" },
133 ALL_ZERO
134};
135
4ee1e2f3
AG		 136/* Chroma 61600 series AC source */
137static const uint32_t chroma_61604_devopts[] = {
e91bb0a6 138 SR_CONF_CONTINUOUS,
88e4daa9
ML		 139 SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET,
140 SR_CONF_LIMIT_MSEC | SR_CONF_GET | SR_CONF_SET,
4ee1e2f3
AG		 141};
142
143static const uint32_t chroma_61604_devopts_cg[] = {
144 SR_CONF_OVER_VOLTAGE_PROTECTION_THRESHOLD | SR_CONF_GET | SR_CONF_SET,
145 SR_CONF_OVER_CURRENT_PROTECTION_THRESHOLD | SR_CONF_GET | SR_CONF_SET,
da005885
UH		 146 SR_CONF_VOLTAGE | SR_CONF_GET,
147 SR_CONF_VOLTAGE_TARGET | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
6c0c9dd2
AG		 148 SR_CONF_OUTPUT_FREQUENCY | SR_CONF_GET,
149 SR_CONF_OUTPUT_FREQUENCY_TARGET | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
da005885
UH		 150 SR_CONF_CURRENT | SR_CONF_GET,
151 SR_CONF_ENABLED | SR_CONF_GET | SR_CONF_SET,
4ee1e2f3
AG		 152};
153
8cb5affe 154static const struct channel_spec chroma_61604_ch[] = {
49a468ed 155 { "1", { 0, 300, 0.1, 1, 1 }, { 0, 16, 0.1, 2, 2 }, { 0, 2000, 0, 1, 1 }, { 1.0, 1000.0, 0.01 }, NO_OVP_LIMITS, NO_OCP_LIMITS },
4ee1e2f3
AG		 156};
157
8cb5affe 158static const struct channel_group_spec chroma_61604_cg[] = {
f2bbcc33 159 { "1", CH_IDX(0), PPS_OVP | PPS_OCP, SR_MQFLAG_AC },
4ee1e2f3
AG		 160};
161
8cb5affe 162static const struct scpi_command chroma_61604_cmd[] = {
4ee1e2f3
AG		 163 { SCPI_CMD_REMOTE, "SYST:REM" },
164 { SCPI_CMD_LOCAL, "SYST:LOC" },
165 { SCPI_CMD_GET_MEAS_VOLTAGE, ":FETC:VOLT:ACDC?" },
6c0c9dd2 166 { SCPI_CMD_GET_MEAS_FREQUENCY, ":FETC:FREQ?" },
4ee1e2f3
AG		 167 { SCPI_CMD_GET_MEAS_CURRENT, ":FETC:CURR:AC?" },
168 { SCPI_CMD_GET_MEAS_POWER, ":FETC:POW:AC?" },
169 { SCPI_CMD_GET_VOLTAGE_TARGET, ":SOUR:VOLT:AC?" },
170 { SCPI_CMD_SET_VOLTAGE_TARGET, ":SOUR:VOLT:AC %.1f" },
6c0c9dd2
AG		 171 { SCPI_CMD_GET_FREQUENCY_TARGET, ":SOUR:FREQ?" },
172 { SCPI_CMD_SET_FREQUENCY_TARGET, ":SOUR:FREQ %.2f" },
4ee1e2f3
AG		 173 { SCPI_CMD_GET_OUTPUT_ENABLED, ":OUTP?" },
174 { SCPI_CMD_SET_OUTPUT_ENABLE, ":OUTP ON" },
175 { SCPI_CMD_SET_OUTPUT_DISABLE, ":OUTP OFF" },
176 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":SOUR:VOLT:LIM:AC?" },
177 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":SOUR:VOLT:LIM:AC %.1f" },
562a3490 178 /* This is not a current limit mode. It is overcurrent protection. */
4ee1e2f3
AG		 179 { SCPI_CMD_GET_OVER_CURRENT_PROTECTION_THRESHOLD, ":SOUR:CURR:LIM?" },
180 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_THRESHOLD, ":SOUR:CURR:LIM %.2f" },
91ef511d 181 ALL_ZERO
4ee1e2f3
AG		 182};
183
5281993e 184/* Chroma 62000 series DC source */
5281993e 185static const uint32_t chroma_62000_devopts[] = {
e91bb0a6 186 SR_CONF_CONTINUOUS,
88e4daa9
ML		 187 SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET,
188 SR_CONF_LIMIT_MSEC | SR_CONF_GET | SR_CONF_SET,
5281993e
AG		 189};
190
191static const uint32_t chroma_62000_devopts_cg[] = {
192 SR_CONF_OVER_VOLTAGE_PROTECTION_THRESHOLD | SR_CONF_GET | SR_CONF_SET,
193 SR_CONF_OVER_CURRENT_PROTECTION_THRESHOLD | SR_CONF_GET | SR_CONF_SET,
194 SR_CONF_VOLTAGE | SR_CONF_GET,
195 SR_CONF_VOLTAGE_TARGET | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
196 SR_CONF_CURRENT | SR_CONF_GET,
197 SR_CONF_CURRENT_LIMIT | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
198 SR_CONF_ENABLED | SR_CONF_GET | SR_CONF_SET,
199};
200
5281993e 201static const struct channel_group_spec chroma_62000_cg[] = {
f2bbcc33 202 { "1", CH_IDX(0), PPS_OVP | PPS_OCP, SR_MQFLAG_DC },
5281993e
AG		 203};
204
205static const struct scpi_command chroma_62000_cmd[] = {
206 { SCPI_CMD_REMOTE, ":CONF:REM ON" },
207 { SCPI_CMD_LOCAL, ":CONF:REM OFF" },
208 { SCPI_CMD_BEEPER, ":CONF:BEEP?" },
209 { SCPI_CMD_BEEPER_ENABLE, ":CONF:BEEP ON" },
210 { SCPI_CMD_BEEPER_DISABLE, ":CONF:BEEP OFF" },
211 { SCPI_CMD_GET_MEAS_VOLTAGE, ":MEAS:VOLT?" },
212 { SCPI_CMD_GET_MEAS_CURRENT, ":MEAS:CURR?" },
213 { SCPI_CMD_GET_MEAS_POWER, ":MEAS:POW?" },
214 { SCPI_CMD_GET_VOLTAGE_TARGET, ":SOUR:VOLT?" },
215 { SCPI_CMD_SET_VOLTAGE_TARGET, ":SOUR:VOLT %.2f" },
216 { SCPI_CMD_GET_CURRENT_LIMIT, ":SOUR:CURR?" },
217 { SCPI_CMD_SET_CURRENT_LIMIT, ":SOUR:CURR %.6f" },
218 { SCPI_CMD_GET_OUTPUT_ENABLED, ":CONF:OUTP?" },
219 { SCPI_CMD_SET_OUTPUT_ENABLE, ":CONF:OUTP ON" },
220 { SCPI_CMD_SET_OUTPUT_DISABLE, ":CONF:OUTP OFF" },
221 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":SOUR:VOLT:PROT:HIGH?" },
222 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":SOUR:VOLT:PROT:HIGH %.6f" },
223 { SCPI_CMD_GET_OVER_CURRENT_PROTECTION_THRESHOLD, ":SOUR:CURR:PROT:HIGH?" },
224 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_THRESHOLD, ":SOUR:CURR:PROT:HIGH %.6f" },
91ef511d 225 ALL_ZERO
5281993e
AG		 226};
227
9a5185c7
AG		 228static int chroma_62000p_probe_channels(struct sr_dev_inst *sdi,
229 struct sr_scpi_hw_info *hw_info,
230 struct channel_spec **channels, unsigned int *num_channels,
231 struct channel_group_spec **channel_groups,
232 unsigned int *num_channel_groups)
233{
6ed709fe 234 unsigned int volts, amps, watts;
9a5185c7
AG		 235 struct channel_spec *channel;
236
237 (void)sdi;
238
6ed709fe
AJ		 239 sscanf(hw_info->model, "620%uP-%u-%u", &watts, &volts, &amps);
240 watts *= 100;
241 sr_dbg("Found device rated for %d V, %d A and %d W", volts, amps, watts);
9a5185c7
AG		 242
243 if (volts > 600) {
244 sr_err("Probed max voltage of %u V is out of spec.", volts);
245 return SR_ERR_BUG;
246 }
247
6ed709fe 248 if (amps > 120) {
9a5185c7
AG		 249 sr_err("Probed max current of %u A is out of spec.", amps);
250 return SR_ERR_BUG;
251 }
252
6ed709fe
AJ		 253 if (watts > 5000) {
254 sr_err("Probed max power of %u W is out of spec.", watts);
255 return SR_ERR_BUG;
256 }
257
9a5185c7
AG		 258 channel = g_malloc0(sizeof(struct channel_spec));
259 channel->name = "1";
6ed709fe 260 channel->voltage[0] = channel->current[0] = channel->power[0] = 0.0;
bcee1299
UH		 261 channel->voltage[1] = volts;
262 channel->current[1] = amps;
263 channel->power[1] = watts;
9a5185c7 264 channel->voltage[2] = channel->current[2] = 0.01;
6ed709fe
AJ		 265 channel->voltage[3] = channel->voltage[4] = 3;
266 channel->current[3] = channel->current[4] = 4;
9a5185c7
AG		 267 *channels = channel;
268 *num_channels = 1;
269
270 *channel_groups = g_malloc(sizeof(struct channel_group_spec));
271 **channel_groups = chroma_62000_cg[0];
272 *num_channel_groups = 1;
273
274 return SR_OK;
275}
276
319fe9ce
UH		 277/* Rigol DP700 series */
278static const uint32_t rigol_dp700_devopts[] = {
279 SR_CONF_CONTINUOUS,
88e4daa9
ML		 280 SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET,
281 SR_CONF_LIMIT_MSEC | SR_CONF_GET | SR_CONF_SET,
319fe9ce
UH		 282};
283
284static const uint32_t rigol_dp700_devopts_cg[] = {
285 SR_CONF_REGULATION | SR_CONF_GET,
286 SR_CONF_OVER_VOLTAGE_PROTECTION_ENABLED | SR_CONF_GET | SR_CONF_SET,
287 SR_CONF_OVER_VOLTAGE_PROTECTION_ACTIVE | SR_CONF_GET,
d828b05e 288 SR_CONF_OVER_VOLTAGE_PROTECTION_THRESHOLD | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
319fe9ce
UH		 289 SR_CONF_OVER_CURRENT_PROTECTION_ENABLED | SR_CONF_GET | SR_CONF_SET,
290 SR_CONF_OVER_CURRENT_PROTECTION_ACTIVE | SR_CONF_GET,
d828b05e 291 SR_CONF_OVER_CURRENT_PROTECTION_THRESHOLD | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
319fe9ce
UH		 292 SR_CONF_VOLTAGE | SR_CONF_GET,
293 SR_CONF_VOLTAGE_TARGET | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
294 SR_CONF_CURRENT | SR_CONF_GET,
295 SR_CONF_CURRENT_LIMIT | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
296 SR_CONF_ENABLED | SR_CONF_GET | SR_CONF_SET,
297};
298
299static const struct channel_spec rigol_dp711_ch[] = {
d828b05e 300 { "1", { 0, 30, 0.01, 3, 3 }, { 0, 5, 0.01, 3, 3 }, { 0, 150, 0, 3, 3 }, FREQ_DC_ONLY, { 0.01, 33, 0.01}, { 0.01, 5.5, 0.01 } },
319fe9ce
UH		 301};
302
303static const struct channel_spec rigol_dp712_ch[] = {
d828b05e 304 { "1", { 0, 50, 0.01, 3, 3 }, { 0, 3, 0.01, 3, 3 }, { 0, 150, 0, 3, 3 }, FREQ_DC_ONLY, { 0.01, 55, 0.01}, { 0.01, 3.3, 0.01 } },
319fe9ce
UH		 305};
306
307static const struct channel_group_spec rigol_dp700_cg[] = {
f2bbcc33 308 { "1", CH_IDX(0), PPS_OVP | PPS_OCP, SR_MQFLAG_DC },
319fe9ce
UH		 309};
310
311/* Same as the DP800 series, except for the missing :SYST:OTP* commands. */
312static const struct scpi_command rigol_dp700_cmd[] = {
313 { SCPI_CMD_REMOTE, "SYST:REMOTE" },
314 { SCPI_CMD_LOCAL, "SYST:LOCAL" },
315 { SCPI_CMD_BEEPER, "SYST:BEEP:STAT?" },
316 { SCPI_CMD_BEEPER_ENABLE, "SYST:BEEP:STAT ON" },
317 { SCPI_CMD_BEEPER_DISABLE, "SYST:BEEP:STAT OFF" },
318 { SCPI_CMD_SELECT_CHANNEL, ":INST:NSEL %s" },
319 { SCPI_CMD_GET_MEAS_VOLTAGE, ":MEAS:VOLT?" },
320 { SCPI_CMD_GET_MEAS_CURRENT, ":MEAS:CURR?" },
321 { SCPI_CMD_GET_MEAS_POWER, ":MEAS:POWE?" },
322 { SCPI_CMD_GET_VOLTAGE_TARGET, ":SOUR:VOLT?" },
323 { SCPI_CMD_SET_VOLTAGE_TARGET, ":SOUR:VOLT %.6f" },
324 { SCPI_CMD_GET_CURRENT_LIMIT, ":SOUR:CURR?" },
325 { SCPI_CMD_SET_CURRENT_LIMIT, ":SOUR:CURR %.6f" },
326 { SCPI_CMD_GET_OUTPUT_ENABLED, ":OUTP?" },
327 { SCPI_CMD_SET_OUTPUT_ENABLE, ":OUTP ON" },
328 { SCPI_CMD_SET_OUTPUT_DISABLE, ":OUTP OFF" },
329 { SCPI_CMD_GET_OUTPUT_REGULATION, ":OUTP:MODE?" },
330 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_ENABLED, ":OUTP:OVP?" },
331 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_ENABLE, ":OUTP:OVP ON" },
332 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_DISABLE, ":OUTP:OVP OFF" },
333 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_ACTIVE, ":OUTP:OVP:QUES?" },
334 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":OUTP:OVP:VAL?" },
335 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":OUTP:OVP:VAL %.6f" },
336 { SCPI_CMD_GET_OVER_CURRENT_PROTECTION_ENABLED, ":OUTP:OCP?" },
337 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_ENABLE, ":OUTP:OCP:STAT ON" },
338 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_DISABLE, ":OUTP:OCP:STAT OFF" },
339 { SCPI_CMD_GET_OVER_CURRENT_PROTECTION_ACTIVE, ":OUTP:OCP:QUES?" },
340 { SCPI_CMD_GET_OVER_CURRENT_PROTECTION_THRESHOLD, ":OUTP:OCP:VAL?" },
341 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_THRESHOLD, ":OUTP:OCP:VAL %.6f" },
342 ALL_ZERO
343};
344
d4eabea8 345/* Rigol DP800 series */
584560f1 346static const uint32_t rigol_dp800_devopts[] = {
e91bb0a6 347 SR_CONF_CONTINUOUS,
5827f61b 348 SR_CONF_OVER_TEMPERATURE_PROTECTION | SR_CONF_GET | SR_CONF_SET,
88e4daa9
ML		 349 SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET,
350 SR_CONF_LIMIT_MSEC | SR_CONF_GET | SR_CONF_SET,
d4eabea8
BV		 351};
352
584560f1 353static const uint32_t rigol_dp800_devopts_cg[] = {
7a0b98b5 354 SR_CONF_REGULATION | SR_CONF_GET,
5827f61b
BV		 355 SR_CONF_OVER_VOLTAGE_PROTECTION_ENABLED | SR_CONF_GET | SR_CONF_SET,
356 SR_CONF_OVER_VOLTAGE_PROTECTION_ACTIVE | SR_CONF_GET,
357 SR_CONF_OVER_VOLTAGE_PROTECTION_THRESHOLD | SR_CONF_GET | SR_CONF_SET,
358 SR_CONF_OVER_CURRENT_PROTECTION_ENABLED | SR_CONF_GET | SR_CONF_SET,
359 SR_CONF_OVER_CURRENT_PROTECTION_ACTIVE | SR_CONF_GET,
360 SR_CONF_OVER_CURRENT_PROTECTION_THRESHOLD | SR_CONF_GET | SR_CONF_SET,
7a0b98b5
AJ		 361 SR_CONF_VOLTAGE | SR_CONF_GET,
362 SR_CONF_VOLTAGE_TARGET | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
363 SR_CONF_CURRENT | SR_CONF_GET,
364 SR_CONF_CURRENT_LIMIT | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
365 SR_CONF_ENABLED | SR_CONF_GET | SR_CONF_SET,
d4eabea8
BV		 366};
367
8cb5affe 368static const struct channel_spec rigol_dp821a_ch[] = {
49a468ed
FS		 369 { "1", { 0, 60, 0.001, 3, 3 }, { 0, 1, 0.0001, 4, 4 }, { 0, 60, 0, 3, 4 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
370 { "2", { 0, 8, 0.001, 3, 3 }, { 0, 10, 0.001, 3, 3 }, { 0, 80, 0, 3, 3 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
cfcdf576
ML		 371};
372
8cb5affe 373static const struct channel_spec rigol_dp831_ch[] = {
49a468ed
FS		 374 { "1", { 0, 8, 0.001, 3, 4 }, { 0, 5, 0.0003, 3, 4 }, { 0, 40, 0, 3, 4 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
375 { "2", { 0, 30, 0.001, 3, 4 }, { 0, 2, 0.0001, 3, 4 }, { 0, 60, 0, 3, 4 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
376 { "3", { 0, -30, 0.001, 3, 4 }, { 0, 2, 0.0001, 3, 4 }, { 0, 60, 0, 3, 4 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
d4eabea8
BV		 377};
378
8cb5affe 379static const struct channel_spec rigol_dp832_ch[] = {
49a468ed
FS		 380 { "1", { 0, 30, 0.001, 3, 4 }, { 0, 3, 0.001, 3, 4 }, { 0, 90, 0, 3, 4 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
381 { "2", { 0, 30, 0.001, 3, 4 }, { 0, 3, 0.001, 3, 4 }, { 0, 90, 0, 3, 4 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
382 { "3", { 0, 5, 0.001, 3, 4 }, { 0, 3, 0.001, 3, 4 }, { 0, 90, 0, 3, 4 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
3222ee10
BV		 383};
384
8cb5affe 385static const struct channel_group_spec rigol_dp820_cg[] = {
f2bbcc33
FS		 386 { "1", CH_IDX(0), PPS_OVP | PPS_OCP, SR_MQFLAG_DC },
387 { "2", CH_IDX(1), PPS_OVP | PPS_OCP, SR_MQFLAG_DC },
cfcdf576
ML		 388};
389
8cb5affe 390static const struct channel_group_spec rigol_dp830_cg[] = {
f2bbcc33
FS		 391 { "1", CH_IDX(0), PPS_OVP | PPS_OCP, SR_MQFLAG_DC },
392 { "2", CH_IDX(1), PPS_OVP | PPS_OCP, SR_MQFLAG_DC },
393 { "3", CH_IDX(2), PPS_OVP | PPS_OCP, SR_MQFLAG_DC },
d4eabea8
BV		 394};
395
8cb5affe 396static const struct scpi_command rigol_dp800_cmd[] = {
60475cd7
BV		 397 { SCPI_CMD_REMOTE, "SYST:REMOTE" },
398 { SCPI_CMD_LOCAL, "SYST:LOCAL" },
ee2860ee
BV		 399 { SCPI_CMD_BEEPER, "SYST:BEEP:STAT?" },
400 { SCPI_CMD_BEEPER_ENABLE, "SYST:BEEP:STAT ON" },
401 { SCPI_CMD_BEEPER_DISABLE, "SYST:BEEP:STAT OFF" },
60475cd7
BV		 402 { SCPI_CMD_SELECT_CHANNEL, ":INST:NSEL %s" },
403 { SCPI_CMD_GET_MEAS_VOLTAGE, ":MEAS:VOLT?" },
404 { SCPI_CMD_GET_MEAS_CURRENT, ":MEAS:CURR?" },
405 { SCPI_CMD_GET_MEAS_POWER, ":MEAS:POWE?" },
406 { SCPI_CMD_GET_VOLTAGE_TARGET, ":SOUR:VOLT?" },
407 { SCPI_CMD_SET_VOLTAGE_TARGET, ":SOUR:VOLT %.6f" },
408 { SCPI_CMD_GET_CURRENT_LIMIT, ":SOUR:CURR?" },
409 { SCPI_CMD_SET_CURRENT_LIMIT, ":SOUR:CURR %.6f" },
410 { SCPI_CMD_GET_OUTPUT_ENABLED, ":OUTP?" },
411 { SCPI_CMD_SET_OUTPUT_ENABLE, ":OUTP ON" },
412 { SCPI_CMD_SET_OUTPUT_DISABLE, ":OUTP OFF" },
413 { SCPI_CMD_GET_OUTPUT_REGULATION, ":OUTP:MODE?" },
d4eabea8 414 { SCPI_CMD_GET_OVER_TEMPERATURE_PROTECTION, ":SYST:OTP?" },
53a81803
BV		 415 { SCPI_CMD_SET_OVER_TEMPERATURE_PROTECTION_ENABLE, ":SYST:OTP ON" },
416 { SCPI_CMD_SET_OVER_TEMPERATURE_PROTECTION_DISABLE, ":SYST:OTP OFF" },
60475cd7
BV		 417 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_ENABLED, ":OUTP:OVP?" },
418 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_ENABLE, ":OUTP:OVP ON" },
419 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_DISABLE, ":OUTP:OVP OFF" },
420 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_ACTIVE, ":OUTP:OVP:QUES?" },
421 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":OUTP:OVP:VAL?" },
422 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":OUTP:OVP:VAL %.6f" },
423 { SCPI_CMD_GET_OVER_CURRENT_PROTECTION_ENABLED, ":OUTP:OCP?" },
424 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_ENABLE, ":OUTP:OCP:STAT ON" },
425 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_DISABLE, ":OUTP:OCP:STAT OFF" },
426 { SCPI_CMD_GET_OVER_CURRENT_PROTECTION_ACTIVE, ":OUTP:OCP:QUES?" },
427 { SCPI_CMD_GET_OVER_CURRENT_PROTECTION_THRESHOLD, ":OUTP:OCP:VAL?" },
428 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_THRESHOLD, ":OUTP:OCP:VAL %.6f" },
91ef511d 429 ALL_ZERO
d4eabea8
BV		 430};
431
dbc519f7 432/* HP 663xA series */
e76a3575
AG		 433static const uint32_t hp_6630a_devopts[] = {
434 SR_CONF_CONTINUOUS,
88e4daa9
ML		 435 SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET,
436 SR_CONF_LIMIT_MSEC | SR_CONF_GET | SR_CONF_SET,
7c517d02
FS		 437};
438
439static const uint32_t hp_6630a_devopts_cg[] = {
e76a3575
AG		 440 SR_CONF_ENABLED | SR_CONF_SET,
441 SR_CONF_VOLTAGE | SR_CONF_GET,
442 SR_CONF_CURRENT | SR_CONF_GET,
443 SR_CONF_VOLTAGE_TARGET | SR_CONF_SET | SR_CONF_LIST,
444 SR_CONF_CURRENT_LIMIT | SR_CONF_SET | SR_CONF_LIST,
49a468ed 445 SR_CONF_OVER_VOLTAGE_PROTECTION_THRESHOLD | SR_CONF_SET | SR_CONF_LIST,
e76a3575 446 SR_CONF_OVER_CURRENT_PROTECTION_ENABLED | SR_CONF_SET,
0ad7074c 447 SR_CONF_REGULATION | SR_CONF_GET,
e76a3575
AG		 448};
449
dbc519f7
FS		 450static const struct channel_spec hp_6633a_ch[] = {
451 { "1", { 0, 51.188, 0.0125, 3, 4 }, { 0, 2.0475, 0.0005, 4, 5 }, { 0, 104.80743 }, FREQ_DC_ONLY, { 0, 55, 0.25 }, NO_OCP_LIMITS },
452};
453
454static const struct channel_group_spec hp_6630a_cg[] = {
455 { "1", CH_IDX(0), PPS_OVP | PPS_OCP, SR_MQFLAG_DC },
456};
457
458static const struct scpi_command hp_6630a_cmd[] = {
459 { SCPI_CMD_SET_OUTPUT_ENABLE, "OUT 1" },
460 { SCPI_CMD_SET_OUTPUT_DISABLE, "OUT 0" },
461 { SCPI_CMD_GET_MEAS_VOLTAGE, "VOUT?" },
462 { SCPI_CMD_GET_MEAS_CURRENT, "IOUT?" },
463 { SCPI_CMD_SET_VOLTAGE_TARGET, "VSET %.4f" },
464 { SCPI_CMD_SET_CURRENT_LIMIT, "ISET %.4f" },
465 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_ENABLE, "OCP 1" },
466 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_DISABLE, "OCP 0" },
467 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_THRESHOLD, "OVSET %.4f" },
0ad7074c 468 { SCPI_CMD_GET_OUTPUT_REGULATION, "STS?" },
dbc519f7
FS		 469 ALL_ZERO
470};
471
472/* HP 663xB series */
a61c8cce 473static const uint32_t hp_6630b_devopts[] = {
e91bb0a6 474 SR_CONF_CONTINUOUS,
88e4daa9
ML		 475 SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET,
476 SR_CONF_LIMIT_MSEC | SR_CONF_GET | SR_CONF_SET,
7c517d02
FS		 477};
478
a61c8cce 479static const uint32_t hp_6630b_devopts_cg[] = {
7a0b98b5
AJ		 480 SR_CONF_ENABLED | SR_CONF_GET | SR_CONF_SET,
481 SR_CONF_VOLTAGE | SR_CONF_GET,
482 SR_CONF_CURRENT | SR_CONF_GET,
483 SR_CONF_VOLTAGE_TARGET | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
484 SR_CONF_CURRENT_LIMIT | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
8b5eadf4 485 SR_CONF_OVER_VOLTAGE_PROTECTION_ACTIVE | SR_CONF_GET,
49a468ed 486 SR_CONF_OVER_VOLTAGE_PROTECTION_THRESHOLD | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
7e381bfc 487 SR_CONF_OVER_CURRENT_PROTECTION_ENABLED | SR_CONF_GET | SR_CONF_SET,
8b5eadf4
FS		 488 SR_CONF_OVER_CURRENT_PROTECTION_ACTIVE | SR_CONF_GET,
489 SR_CONF_OVER_TEMPERATURE_PROTECTION_ACTIVE | SR_CONF_GET,
43ff1110 490 SR_CONF_REGULATION | SR_CONF_GET,
bc4a2a46
BV		 491};
492
a61c8cce 493static const struct channel_spec hp_6631b_ch[] = {
49a468ed 494 { "1", { 0, 8.19, 0.002, 3, 4 }, { 0, 10.237, 0.00263, 4, 5 }, { 0, 83.84103 }, FREQ_DC_ONLY, { 0, 12, 0.06 }, NO_OCP_LIMITS },
a61c8cce
FS		 495};
496
8cb5affe 497static const struct channel_spec hp_6632b_ch[] = {
49a468ed 498 { "1", { 0, 20.475, 0.005, 3, 4 }, { 0, 5.1188, 0.00132, 4, 5 }, { 0, 104.80743 }, FREQ_DC_ONLY, { 0, 22, 0.1 }, NO_OCP_LIMITS },
bc4a2a46
BV		 499};
500
a61c8cce 501static const struct channel_spec hp_66332a_ch[] = {
49a468ed 502 { "1", { 0, 20.475, 0.005, 3, 4 }, { 0, 5.1188, 0.00132, 4, 5 }, { 0, 104.80743 }, FREQ_DC_ONLY, { 0, 22, 0.1 }, NO_OCP_LIMITS },
a61c8cce
FS		 503};
504
505static const struct channel_spec hp_6633b_ch[] = {
49a468ed 506 { "1", { 0, 51.188, 0.0125, 3, 4 }, { 0, 2.0475, 0.000526, 4, 5 }, { 0, 104.80743 }, FREQ_DC_ONLY, { 0, 55, 0.25 }, NO_OCP_LIMITS },
a61c8cce
FS		 507};
508
509static const struct channel_spec hp_6634b_ch[] = {
49a468ed 510 { "1", { 0, 102.38, 0.025, 3, 4 }, { 0, 1.0238, 0.000263, 4, 5 }, { 0, 104.81664 }, FREQ_DC_ONLY, { 0, 110, 0.5 }, NO_OCP_LIMITS },
a61c8cce
FS		 511};
512
dbc519f7 513static const struct channel_group_spec hp_6630b_cg[] = {
3d1aa50f 514 { "1", CH_IDX(0), PPS_OVP | PPS_OCP, SR_MQFLAG_DC },
bc4a2a46
BV		 515};
516
a61c8cce 517static const struct scpi_command hp_6630b_cmd[] = {
7e381bfc
FS		 518 { SCPI_CMD_REMOTE, "SYST:REM" },
519 { SCPI_CMD_LOCAL, "SYST:LOC" },
bc4a2a46 520 { SCPI_CMD_GET_OUTPUT_ENABLED, "OUTP:STAT?" },
53a81803
BV		 521 { SCPI_CMD_SET_OUTPUT_ENABLE, "OUTP:STAT ON" },
522 { SCPI_CMD_SET_OUTPUT_DISABLE, "OUTP:STAT OFF" },
bc4a2a46
BV		 523 { SCPI_CMD_GET_MEAS_VOLTAGE, ":MEAS:VOLT?" },
524 { SCPI_CMD_GET_MEAS_CURRENT, ":MEAS:CURR?" },
ca95e90f
BV		 525 { SCPI_CMD_GET_VOLTAGE_TARGET, ":SOUR:VOLT?" },
526 { SCPI_CMD_SET_VOLTAGE_TARGET, ":SOUR:VOLT %.6f" },
527 { SCPI_CMD_GET_CURRENT_LIMIT, ":SOUR:CURR?" },
528 { SCPI_CMD_SET_CURRENT_LIMIT, ":SOUR:CURR %.6f" },
7e381bfc
FS		 529 { SCPI_CMD_GET_OVER_CURRENT_PROTECTION_ENABLED, ":CURR:PROT:STAT?" },
530 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_ENABLE, ":CURR:PROT:STAT 1" },
531 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_DISABLE, ":CURR:PROT:STAT 0" },
8b5eadf4
FS		 532 { SCPI_CMD_GET_OVER_CURRENT_PROTECTION_ACTIVE, "STAT:QUES:COND?" },
533 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_ACTIVE, "STAT:QUES:COND?" },
7e381bfc
FS		 534 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":VOLT:PROT?" },
535 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":VOLT:PROT %.6f" },
8b5eadf4 536 { SCPI_CMD_GET_OVER_TEMPERATURE_PROTECTION_ACTIVE, "STAT:QUES:COND?" },
43ff1110 537 { SCPI_CMD_GET_OUTPUT_REGULATION, "STAT:OPER:COND?" },
91ef511d 538 ALL_ZERO
bc4a2a46
BV		 539};
540
fe4bb774
FS		 541static int hp_6630b_init_aquisition(const struct sr_dev_inst *sdi)
542{
543 struct sr_scpi_dev_inst *scpi;
544 int ret;
545
546 scpi = sdi->conn;
547
548 /*
549 * Monitor CV (256), CC+ (1024) and CC- (2048) bits of the
550 * Operational Status Register.
551 * Use both positive and negative transitions of the status bits.
552 */
553 ret = sr_scpi_send(scpi, "STAT:OPER:PTR 3328;NTR 3328;ENAB 3328");
554 if (ret != SR_OK)
555 return ret;
556
557 /*
558 * Monitor OVP (1), OCP (2), OTP (16) and Unreg (1024) bits of the
559 * Questionable Status Register.
560 * Use both positive and negative transitions of the status bits.
561 */
562 ret = sr_scpi_send(scpi, "STAT:QUES:PTR 1043;NTR 1043;ENAB 1043");
563 if (ret != SR_OK)
564 return ret;
565
566 /*
567 * Service Request Enable Register set for Operational Status Register
568 * bits (128) and Questionable Status Register bits (8).
569 * This masks the Status Register generating a SRQ/RQS. Not implemented yet!
570 */
571 /*
572 ret = sr_scpi_send(scpi, "*SRE 136");
573 if (ret != SR_OK)
574 return ret;
575 */
576
577 return SR_OK;
578}
579
580static int hp_6630b_update_status(const struct sr_dev_inst *sdi)
581{
582 struct sr_scpi_dev_inst *scpi;
583 int ret;
584 int stb;
585 int ques_even, ques_cond;
586 int oper_even, oper_cond;
587 gboolean output_enabled;
588 gboolean unreg, cv, cc_pos, cc_neg;
589 gboolean regulation_changed;
590 char *regulation;
591
592 scpi = sdi->conn;
593
594 unreg = FALSE;
595 cv = FALSE;
596 cc_pos = FALSE;
597 cc_neg = FALSE;
598 regulation_changed = FALSE;
599
600 /*
601 * Use SPoll when SCPI uses GPIB as transport layer.
602 * SPoll is approx. twice as fast as a normal GPIB write + read would be!
603 */
604#ifdef HAVE_LIBGPIB
605 char spoll_buf;
606
607 if (scpi->transport == SCPI_TRANSPORT_LIBGPIB) {
608 ret = sr_scpi_gpib_spoll(scpi, &spoll_buf);
609 if (ret != SR_OK)
610 return ret;
611 stb = (uint8_t)spoll_buf;
612 }
613 else {
614#endif
615 ret = sr_scpi_get_int(scpi, "*STB?", &stb);
616 if (ret != SR_OK)
617 return ret;
618#ifdef HAVE_LIBGPIB
619 }
620#endif
621
622 /* Questionable status summary bit */
623 if (stb & (1 << 3)) {
624 /* Read the event register to clear it! */
625 ret = sr_scpi_get_int(scpi, "STAT:QUES:EVEN?", &ques_even);
626 if (ret != SR_OK)
627 return ret;
628 /* Now get the values. */
629 ret = sr_scpi_get_int(scpi, "STAT:QUES:COND?", &ques_cond);
630 if (ret != SR_OK)
631 return ret;
632
633 /* OVP */
634 if (ques_even & (1 << 0))
635 sr_session_send_meta(sdi, SR_CONF_OVER_VOLTAGE_PROTECTION_ACTIVE,
636 g_variant_new_boolean(ques_cond & (1 << 0)));
637
638 /* OCP */
639 if (ques_even & (1 << 1))
640 sr_session_send_meta(sdi, SR_CONF_OVER_CURRENT_PROTECTION_ACTIVE,
641 g_variant_new_boolean(ques_cond & (1 << 1)));
642
643 /* OTP */
644 if (ques_even & (1 << 4))
645 sr_session_send_meta(sdi, SR_CONF_OVER_TEMPERATURE_PROTECTION_ACTIVE,
646 g_variant_new_boolean(ques_cond & (1 << 4)));
647
648 /* UNREG */
649 unreg = (ques_cond & (1 << 10));
650 regulation_changed = (ques_even & (1 << 10)) | regulation_changed;
651
652 /*
653 * Check if output state has changed, due to one of the
654 * questionable states changed.
655 * NOTE: The output state is send even if it hasn't changed, but that
656 * only happends rarely.
657 */
658 ret = sr_scpi_get_bool(scpi, "OUTP:STAT?", &output_enabled);
659 if (ret != SR_OK)
660 return ret;
661 sr_session_send_meta(sdi, SR_CONF_ENABLED,
662 g_variant_new_boolean(output_enabled));
663 }
664
665 /* Operation status summary bit */
666 if (stb & (1 << 7)) {
667 /* Read the event register to clear it! */
668 ret = sr_scpi_get_int(scpi, "STAT:OPER:EVEN?", &oper_even);
669 if (ret != SR_OK)
670 return ret;
671 /* Now get the values. */
672 ret = sr_scpi_get_int(scpi, "STAT:OPER:COND?", &oper_cond);
673 if (ret != SR_OK)
674 return ret;
675
676 /* CV */
677 cv = (oper_cond & (1 << 8));
678 regulation_changed = (oper_even & (1 << 8)) | regulation_changed;
679 /* CC+ */
680 cc_pos = (oper_cond & (1 << 10));
681 regulation_changed = (oper_even & (1 << 10)) | regulation_changed;
682 /* CC- */
683 cc_neg = (oper_cond & (1 << 11));
684 regulation_changed = (oper_even & (1 << 11)) | regulation_changed;
685 }
686
687 if (regulation_changed) {
688 if (cv && !cc_pos && !cc_neg &&!unreg)
689 regulation = "CV";
690 else if (cc_pos && !cv && !cc_neg && !unreg)
691 regulation = "CC";
692 else if (cc_neg && !cv && !cc_pos && !unreg)
693 regulation = "CC-";
694 else if (unreg && !cv && !cc_pos && !cc_neg)
695 regulation = "UR";
696 else if (!cv && !cc_pos && !cc_neg &&!unreg)
697 /* This happends in case of OCP active */
698 regulation = "";
699 else {
700 /* This happends from time to time (CV and CC+ active). */
701 sr_dbg("Undefined regulation for HP 66xxB "
702 "(CV=%i, CC+=%i, CC-=%i, UR=%i).",
703 cv, cc_pos, cc_neg, unreg);
704 return FALSE;
705 }
706 sr_session_send_meta(sdi, SR_CONF_REGULATION,
707 g_variant_new_string(regulation));
708 }
709
710 return SR_OK;
711}
712
c3eadb07 713/* Philips/Fluke PM2800 series */
9d9cf1c4 714static const uint32_t philips_pm2800_devopts[] = {
e91bb0a6 715 SR_CONF_CONTINUOUS,
88e4daa9
ML		 716 SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET,
717 SR_CONF_LIMIT_MSEC | SR_CONF_GET | SR_CONF_SET,
9d9cf1c4
BV		 718};
719
c3eadb07 720static const uint32_t philips_pm2800_devopts_cg[] = {
7a0b98b5
AJ		 721 SR_CONF_ENABLED | SR_CONF_GET | SR_CONF_SET,
722 SR_CONF_VOLTAGE | SR_CONF_GET,
723 SR_CONF_VOLTAGE_TARGET | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
724 SR_CONF_CURRENT | SR_CONF_GET,
725 SR_CONF_CURRENT_LIMIT | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
c3eadb07
BV		 726 SR_CONF_OVER_VOLTAGE_PROTECTION_ACTIVE | SR_CONF_GET,
727 SR_CONF_OVER_VOLTAGE_PROTECTION_THRESHOLD | SR_CONF_GET | SR_CONF_SET,
728 SR_CONF_OVER_CURRENT_PROTECTION_ENABLED | SR_CONF_GET | SR_CONF_SET,
729 SR_CONF_OVER_CURRENT_PROTECTION_ACTIVE | SR_CONF_GET,
7a0b98b5 730 SR_CONF_REGULATION | SR_CONF_GET,
c3eadb07
BV		 731};
732
733enum philips_pm2800_modules {
734 PM2800_MOD_30V_10A = 1,
735 PM2800_MOD_60V_5A,
736 PM2800_MOD_60V_10A,
737 PM2800_MOD_8V_15A,
738 PM2800_MOD_60V_2A,
739 PM2800_MOD_120V_1A,
740};
741
329733d9 742static const struct philips_pm2800_module_spec {
c3eadb07 743 /* Min, max, programming resolution. */
bcee1299
UH		 744 double voltage[5];
745 double current[5];
746 double power[5];
c3eadb07
BV		 747} philips_pm2800_module_specs[] = {
748 /* Autoranging modules. */
6ed709fe
AJ		 749 [PM2800_MOD_30V_10A] = { { 0, 30, 0.0075, 2, 4 }, { 0, 10, 0.0025, 2, 4 }, { 0, 60 } },
750 [PM2800_MOD_60V_5A] = { { 0, 60, 0.015, 2, 3 }, { 0, 5, 0.00125, 2, 5 }, { 0, 60 } },
751 [PM2800_MOD_60V_10A] = { { 0, 60, 0.015, 2, 3 }, { 0, 10, 0.0025, 2, 5 }, { 0, 120 } },
c3eadb07 752 /* Linear modules. */
6ed709fe
AJ		 753 [PM2800_MOD_8V_15A] = { { 0, 8, 0.002, 3, 3 }, { -15, 15, 0.00375, 3, 5 }, { 0, 120 } },
754 [PM2800_MOD_60V_2A] = { { 0, 60, 0.015, 2, 3 }, { -2, 2, 0.0005, 3, 4 }, { 0, 120 } },
755 [PM2800_MOD_120V_1A] = { { 0, 120, 0.030, 2, 2 }, { -1, 1, 0.00025, 3, 5 }, { 0, 120 } },
c3eadb07
BV		 756};
757
329733d9 758static const struct philips_pm2800_model {
c3eadb07
BV		 759 unsigned int chassis;
760 unsigned int num_modules;
761 unsigned int set;
762 unsigned int modules[3];
763} philips_pm2800_matrix[] = {
764 /* Autoranging chassis. */
765 { 1, 1, 0, { PM2800_MOD_30V_10A, 0, 0 } },
766 { 1, 1, 1, { PM2800_MOD_60V_5A, 0, 0 } },
767 { 1, 2, 0, { PM2800_MOD_30V_10A, PM2800_MOD_30V_10A, 0 } },
768 { 1, 2, 1, { PM2800_MOD_60V_5A, PM2800_MOD_60V_5A, 0 } },
769 { 1, 2, 2, { PM2800_MOD_30V_10A, PM2800_MOD_60V_5A, 0 } },
770 { 1, 2, 3, { PM2800_MOD_30V_10A, PM2800_MOD_60V_10A, 0 } },
771 { 1, 2, 4, { PM2800_MOD_60V_5A, PM2800_MOD_60V_10A, 0 } },
772 { 1, 3, 0, { PM2800_MOD_30V_10A, PM2800_MOD_30V_10A, PM2800_MOD_30V_10A } },
773 { 1, 3, 1, { PM2800_MOD_60V_5A, PM2800_MOD_60V_5A, PM2800_MOD_60V_5A } },
774 { 1, 3, 2, { PM2800_MOD_30V_10A, PM2800_MOD_30V_10A, PM2800_MOD_60V_5A } },
775 { 1, 3, 3, { PM2800_MOD_30V_10A, PM2800_MOD_60V_5A, PM2800_MOD_60V_5A } },
776 /* Linear chassis. */
777 { 3, 1, 0, { PM2800_MOD_60V_2A, 0, 0 } },
778 { 3, 1, 1, { PM2800_MOD_120V_1A, 0, 0 } },
779 { 3, 1, 2, { PM2800_MOD_8V_15A, 0, 0 } },
780 { 3, 2, 0, { PM2800_MOD_60V_2A, 0, 0 } },
781 { 3, 2, 1, { PM2800_MOD_120V_1A, 0, 0 } },
782 { 3, 2, 2, { PM2800_MOD_60V_2A, PM2800_MOD_120V_1A, 0 } },
783 { 3, 2, 3, { PM2800_MOD_8V_15A, PM2800_MOD_8V_15A, 0 } },
784};
785
329733d9 786static const char *philips_pm2800_names[] = { "1", "2", "3" };
c3eadb07
BV		 787
788static int philips_pm2800_probe_channels(struct sr_dev_inst *sdi,
789 struct sr_scpi_hw_info *hw_info,
790 struct channel_spec **channels, unsigned int *num_channels,
791 struct channel_group_spec **channel_groups, unsigned int *num_channel_groups)
792{
329733d9
UH		 793 const struct philips_pm2800_model *model;
794 const struct philips_pm2800_module_spec *spec;
c3eadb07
BV		 795 unsigned int chassis, num_modules, set, module, m, i;
796
797 (void)sdi;
798
799 /*
800 * The model number as reported by *IDN? looks like e.g. PM2813/11,
801 * Where "PM28" is fixed, followed by the chassis code (1 = autoranging,
802 * 3 = linear series) and the number of modules: 1-3 for autoranging,
803 * 1-2 for linear.
804 * After the slash, the first digit denotes the module set. The
805 * digit after that denotes front (5) or rear (1) binding posts.
806 */
807 chassis = hw_info->model[4] - 0x30;
808 num_modules = hw_info->model[5] - 0x30;
809 set = hw_info->model[7] - 0x30;
810 for (m = 0; m < ARRAY_SIZE(philips_pm2800_matrix); m++) {
811 model = &philips_pm2800_matrix[m];
812 if (model->chassis == chassis && model->num_modules == num_modules
813 && model->set == set)
814 break;
815 }
816 if (m == ARRAY_SIZE(philips_pm2800_matrix)) {
817 sr_dbg("Model %s not found in matrix.", hw_info->model);
818 return SR_ERR;
819 }
820
821 sr_dbg("Found %d output channel%s:", num_modules, num_modules > 1 ? "s" : "");
822 *channels = g_malloc0(sizeof(struct channel_spec) * num_modules);
823 *channel_groups = g_malloc0(sizeof(struct channel_group_spec) * num_modules);
824 for (i = 0; i < num_modules; i++) {
825 module = model->modules[i];
826 spec = &philips_pm2800_module_specs[module];
6ed709fe 827 sr_dbg("output %d: %.0f - %.0fV, %.0f - %.0fA, %.0f - %.0fW", i + 1,
c3eadb07 828 spec->voltage[0], spec->voltage[1],
6ed709fe 829 spec->current[0], spec->current[1],
d9251a2c 830 spec->power[0], spec->power[1]);
329733d9 831 (*channels)[i].name = (char *)philips_pm2800_names[i];
bcee1299 832 memcpy(&((*channels)[i].voltage), spec, sizeof(double) * 15);
329733d9 833 (*channel_groups)[i].name = (char *)philips_pm2800_names[i];
c3eadb07
BV		 834 (*channel_groups)[i].channel_index_mask = 1 << i;
835 (*channel_groups)[i].features = PPS_OTP | PPS_OVP | PPS_OCP;
f2bbcc33 836 (*channel_groups)[i].mqflags = SR_MQFLAG_DC;
c3eadb07
BV		 837 }
838 *num_channels = *num_channel_groups = num_modules;
839
840 return SR_OK;
841}
842
8cb5affe 843static const struct scpi_command philips_pm2800_cmd[] = {
c3eadb07
BV		 844 { SCPI_CMD_SELECT_CHANNEL, ":INST:NSEL %s" },
845 { SCPI_CMD_GET_MEAS_VOLTAGE, ":MEAS:VOLT?" },
846 { SCPI_CMD_GET_MEAS_CURRENT, ":MEAS:CURR?" },
847 { SCPI_CMD_GET_VOLTAGE_TARGET, ":SOUR:VOLT?" },
848 { SCPI_CMD_SET_VOLTAGE_TARGET, ":SOUR:VOLT %.6f" },
849 { SCPI_CMD_GET_CURRENT_LIMIT, ":SOUR:CURR?" },
850 { SCPI_CMD_SET_CURRENT_LIMIT, ":SOUR:CURR %.6f" },
851 { SCPI_CMD_GET_OUTPUT_ENABLED, ":OUTP?" },
852 { SCPI_CMD_SET_OUTPUT_ENABLE, ":OUTP ON" },
853 { SCPI_CMD_SET_OUTPUT_DISABLE, ":OUTP OFF" },
854 { SCPI_CMD_GET_OUTPUT_REGULATION, ":SOUR:FUNC:MODE?" },
855 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_ACTIVE, ":SOUR:VOLT:PROT:TRIP?" },
856 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":SOUR:VOLT:PROT:LEV?" },
857 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_THRESHOLD, ":SOUR:VOLT:PROT:LEV %.6f" },
858 { SCPI_CMD_GET_OVER_CURRENT_PROTECTION_ENABLED, ":SOUR:CURR:PROT:STAT?" },
859 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_ENABLE, ":SOUR:CURR:PROT:STAT ON" },
860 { SCPI_CMD_SET_OVER_CURRENT_PROTECTION_DISABLE, ":SOUR:CURR:PROT:STAT OFF" },
861 { SCPI_CMD_GET_OVER_CURRENT_PROTECTION_ACTIVE, ":SOUR:CURR:PROT:TRIP?" },
91ef511d 862 ALL_ZERO
c3eadb07
BV		 863};
864
81eb36d6
MS		 865static const uint32_t rs_hmc8043_devopts[] = {
866 SR_CONF_CONTINUOUS,
88e4daa9
ML		 867 SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET,
868 SR_CONF_LIMIT_MSEC | SR_CONF_GET | SR_CONF_SET,
81eb36d6
MS		 869};
870
871static const uint32_t rs_hmc8043_devopts_cg[] = {
872 SR_CONF_OVER_VOLTAGE_PROTECTION_ENABLED | SR_CONF_GET | SR_CONF_SET,
873 SR_CONF_OVER_VOLTAGE_PROTECTION_ACTIVE | SR_CONF_GET,
874 SR_CONF_OVER_VOLTAGE_PROTECTION_THRESHOLD | SR_CONF_GET | SR_CONF_SET,
875 SR_CONF_VOLTAGE | SR_CONF_GET,
876 SR_CONF_VOLTAGE_TARGET | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
877 SR_CONF_CURRENT | SR_CONF_GET,
878 SR_CONF_CURRENT_LIMIT | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
879 SR_CONF_ENABLED | SR_CONF_GET | SR_CONF_SET,
880};
881
882static const struct channel_spec rs_hmc8043_ch[] = {
49a468ed
FS		 883 { "1", { 0, 32.050, 0.001, 3, 4 }, { 0.001, 3, 0.001, 3, 4 }, { 0, 0, 0, 0, 4 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
884 { "2", { 0, 32.050, 0.001, 3, 4 }, { 0.001, 3, 0.001, 3, 4 }, { 0, 0, 0, 0, 4 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
885 { "3", { 0, 32.050, 0.001, 3, 4 }, { 0.001, 3, 0.001, 3, 4 }, { 0, 0, 0, 0, 4 }, FREQ_DC_ONLY, NO_OVP_LIMITS, NO_OCP_LIMITS },
81eb36d6
MS		 886};
887
888static const struct channel_group_spec rs_hmc8043_cg[] = {
f2bbcc33
FS		 889 { "1", CH_IDX(0), PPS_OVP, SR_MQFLAG_DC },
890 { "2", CH_IDX(1), PPS_OVP, SR_MQFLAG_DC },
891 { "3", CH_IDX(2), PPS_OVP, SR_MQFLAG_DC },
81eb36d6
MS		 892};
893
894static const struct scpi_command rs_hmc8043_cmd[] = {
895 { SCPI_CMD_SELECT_CHANNEL, "INST:NSEL %s" },
896 { SCPI_CMD_GET_MEAS_VOLTAGE, "MEAS:VOLT?" },
897 { SCPI_CMD_GET_MEAS_CURRENT, "MEAS:CURR?" },
898 { SCPI_CMD_GET_VOLTAGE_TARGET, "VOLT?" },
899 { SCPI_CMD_SET_VOLTAGE_TARGET, "VOLT %.6f" },
900 { SCPI_CMD_GET_CURRENT_LIMIT, "CURR?" },
901 { SCPI_CMD_SET_CURRENT_LIMIT, "CURR %.6f" },
902 { SCPI_CMD_GET_OUTPUT_ENABLED, "OUTP?" },
903 { SCPI_CMD_SET_OUTPUT_ENABLE, "OUTP ON" },
904 { SCPI_CMD_SET_OUTPUT_DISABLE, "OUTP OFF" },
905 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_ACTIVE, "VOLT:PROT:TRIP?" },
906 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_THRESHOLD, "VOLT:PROT:LEV?" },
907 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_THRESHOLD, "VOLT:PROT:LEV %.6f" },
908 { SCPI_CMD_GET_OVER_VOLTAGE_PROTECTION_ENABLED, "VOLT:PROT:STAT?" },
909 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_ENABLE, "VOLT:PROT:STAT ON" },
910 { SCPI_CMD_SET_OVER_VOLTAGE_PROTECTION_DISABLE, "VOLT:PROT:STAT OFF" },
911 ALL_ZERO
912};
913
d4eabea8 914SR_PRIV const struct scpi_pps pps_profiles[] = {
6cc93128 915 /* Agilent N5763A */
5e7377f4 916 { "Agilent", "N5763A", SCPI_DIALECT_UNKNOWN, 0,
6cc93128
AG		 917 ARRAY_AND_SIZE(agilent_n5700a_devopts),
918 ARRAY_AND_SIZE(agilent_n5700a_devopts_cg),
919 ARRAY_AND_SIZE(agilent_n5763a_ch),
920 ARRAY_AND_SIZE(agilent_n5700a_cg),
921 agilent_n5700a_cmd,
922 .probe_channels = NULL,
7e66bf05
FS		 923 .init_aquisition = NULL,
924 .update_status = NULL,
6cc93128 925 },
ca314e06 926
5c9e56c9 927 /* Agilent N5767A */
5e7377f4 928 { "Agilent", "N5767A", SCPI_DIALECT_UNKNOWN, 0,
5c9e56c9
AG		 929 ARRAY_AND_SIZE(agilent_n5700a_devopts),
930 ARRAY_AND_SIZE(agilent_n5700a_devopts_cg),
931 ARRAY_AND_SIZE(agilent_n5767a_ch),
6cc93128 932 ARRAY_AND_SIZE(agilent_n5700a_cg),
91ef511d 933 agilent_n5700a_cmd,
5c9e56c9 934 .probe_channels = NULL,
7e66bf05
FS		 935 .init_aquisition = NULL,
936 .update_status = NULL,
5c9e56c9 937 },
ca314e06 938
c3bfb959 939 /* BK Precision 9310 */
5e7377f4 940 { "BK", "^9130$", SCPI_DIALECT_UNKNOWN, 0,
c3bfb959
MW		 941 ARRAY_AND_SIZE(bk_9130_devopts),
942 ARRAY_AND_SIZE(bk_9130_devopts_cg),
943 ARRAY_AND_SIZE(bk_9130_ch),
944 ARRAY_AND_SIZE(bk_9130_cg),
945 bk_9130_cmd,
946 .probe_channels = NULL,
7e66bf05
FS		 947 .init_aquisition = NULL,
948 .update_status = NULL,
c3bfb959
MW		 949 },
950
4ee1e2f3 951 /* Chroma 61604 */
5e7377f4 952 { "Chroma", "61604", SCPI_DIALECT_UNKNOWN, 0,
4ee1e2f3
AG		 953 ARRAY_AND_SIZE(chroma_61604_devopts),
954 ARRAY_AND_SIZE(chroma_61604_devopts_cg),
955 ARRAY_AND_SIZE(chroma_61604_ch),
956 ARRAY_AND_SIZE(chroma_61604_cg),
91ef511d 957 chroma_61604_cmd,
4ee1e2f3 958 .probe_channels = NULL,
7e66bf05
FS		 959 .init_aquisition = NULL,
960 .update_status = NULL,
4ee1e2f3 961 },
ca314e06 962
5281993e 963 /* Chroma 62000 series */
5e7377f4 964 { "Chroma", "620[0-9]{2}P-[0-9]{2,3}-[0-9]{1,3}", SCPI_DIALECT_UNKNOWN, 0,
5281993e
AG		 965 ARRAY_AND_SIZE(chroma_62000_devopts),
966 ARRAY_AND_SIZE(chroma_62000_devopts_cg),
9a5185c7
AG		 967 NULL, 0,
968 NULL, 0,
91ef511d 969 chroma_62000_cmd,
9a5185c7 970 .probe_channels = chroma_62000p_probe_channels,
7e66bf05
FS		 971 .init_aquisition = NULL,
972 .update_status = NULL,
5281993e 973 },
ca314e06 974
e76a3575 975 /* HP 6633A */
5e7377f4 976 { "HP", "6633A", SCPI_DIALECT_HP_COMP, 0,
e76a3575 977 ARRAY_AND_SIZE(hp_6630a_devopts),
7c517d02 978 ARRAY_AND_SIZE(hp_6630a_devopts_cg),
e76a3575 979 ARRAY_AND_SIZE(hp_6633a_ch),
dbc519f7 980 ARRAY_AND_SIZE(hp_6630a_cg),
e76a3575
AG		 981 hp_6630a_cmd,
982 .probe_channels = NULL,
7e66bf05
FS		 983 .init_aquisition = NULL,
984 .update_status = NULL,
e76a3575
AG		 985 },
986
a61c8cce 987 /* HP 6631B */
3d1aa50f 988 { "HP", "6631B", SCPI_DIALECT_HP_66XXB, PPS_OTP,
a61c8cce
FS		 989 ARRAY_AND_SIZE(hp_6630b_devopts),
990 ARRAY_AND_SIZE(hp_6630b_devopts_cg),
991 ARRAY_AND_SIZE(hp_6631b_ch),
dbc519f7 992 ARRAY_AND_SIZE(hp_6630b_cg),
a61c8cce
FS		 993 hp_6630b_cmd,
994 .probe_channels = NULL,
fe4bb774
FS		 995 hp_6630b_init_aquisition,
996 hp_6630b_update_status,
a61c8cce
FS		 997 },
998
bc4a2a46 999 /* HP 6632B */
3d1aa50f 1000 { "HP", "6632B", SCPI_DIALECT_HP_66XXB, PPS_OTP,
a61c8cce
FS		 1001 ARRAY_AND_SIZE(hp_6630b_devopts),
1002 ARRAY_AND_SIZE(hp_6630b_devopts_cg),
bc4a2a46 1003 ARRAY_AND_SIZE(hp_6632b_ch),
dbc519f7 1004 ARRAY_AND_SIZE(hp_6630b_cg),
a61c8cce
FS		 1005 hp_6630b_cmd,
1006 .probe_channels = NULL,
fe4bb774
FS		 1007 hp_6630b_init_aquisition,
1008 hp_6630b_update_status,
a61c8cce
FS		 1009 },
1010
1011 /* HP 66332A */
3d1aa50f 1012 { "HP", "66332A", SCPI_DIALECT_HP_66XXB, PPS_OTP,
a61c8cce
FS		 1013 ARRAY_AND_SIZE(hp_6630b_devopts),
1014 ARRAY_AND_SIZE(hp_6630b_devopts_cg),
1015 ARRAY_AND_SIZE(hp_66332a_ch),
dbc519f7 1016 ARRAY_AND_SIZE(hp_6630b_cg),
a61c8cce
FS		 1017 hp_6630b_cmd,
1018 .probe_channels = NULL,
fe4bb774
FS		 1019 hp_6630b_init_aquisition,
1020 hp_6630b_update_status,
a61c8cce
FS		 1021 },
1022
1023 /* HP 6633B */
3d1aa50f 1024 { "HP", "6633B", SCPI_DIALECT_HP_66XXB, PPS_OTP,
a61c8cce
FS		 1025 ARRAY_AND_SIZE(hp_6630b_devopts),
1026 ARRAY_AND_SIZE(hp_6630b_devopts_cg),
1027 ARRAY_AND_SIZE(hp_6633b_ch),
dbc519f7 1028 ARRAY_AND_SIZE(hp_6630b_cg),
a61c8cce
FS		 1029 hp_6630b_cmd,
1030 .probe_channels = NULL,
fe4bb774
FS		 1031 hp_6630b_init_aquisition,
1032 hp_6630b_update_status,
a61c8cce
FS		 1033 },
1034
1035 /* HP 6634B */
3d1aa50f 1036 { "HP", "6634B", SCPI_DIALECT_HP_66XXB, PPS_OTP,
a61c8cce
FS		 1037 ARRAY_AND_SIZE(hp_6630b_devopts),
1038 ARRAY_AND_SIZE(hp_6630b_devopts_cg),
1039 ARRAY_AND_SIZE(hp_6634b_ch),
dbc519f7 1040 ARRAY_AND_SIZE(hp_6630b_cg),
a61c8cce 1041 hp_6630b_cmd,
c3eadb07 1042 .probe_channels = NULL,
fe4bb774
FS		 1043 hp_6630b_init_aquisition,
1044 hp_6630b_update_status,
bc4a2a46
BV		 1045 },
1046
319fe9ce 1047 /* Rigol DP700 series */
5e7377f4 1048 { "Rigol", "^DP711$", SCPI_DIALECT_UNKNOWN, 0,
319fe9ce
UH		 1049 ARRAY_AND_SIZE(rigol_dp700_devopts),
1050 ARRAY_AND_SIZE(rigol_dp700_devopts_cg),
1051 ARRAY_AND_SIZE(rigol_dp711_ch),
1052 ARRAY_AND_SIZE(rigol_dp700_cg),
1053 rigol_dp700_cmd,
1054 .probe_channels = NULL,
7e66bf05
FS		 1055 .init_aquisition = NULL,
1056 .update_status = NULL,
319fe9ce 1057 },
5e7377f4 1058 { "Rigol", "^DP712$", SCPI_DIALECT_UNKNOWN, 0,
319fe9ce
UH		 1059 ARRAY_AND_SIZE(rigol_dp700_devopts),
1060 ARRAY_AND_SIZE(rigol_dp700_devopts_cg),
1061 ARRAY_AND_SIZE(rigol_dp712_ch),
1062 ARRAY_AND_SIZE(rigol_dp700_cg),
1063 rigol_dp700_cmd,
1064 .probe_channels = NULL,
7e66bf05
FS		 1065 .init_aquisition = NULL,
1066 .update_status = NULL,
319fe9ce
UH		 1067 },
1068
d4eabea8 1069 /* Rigol DP800 series */
5e7377f4 1070 { "Rigol", "^DP821A$", SCPI_DIALECT_UNKNOWN, PPS_OTP,
cfcdf576
ML		 1071 ARRAY_AND_SIZE(rigol_dp800_devopts),
1072 ARRAY_AND_SIZE(rigol_dp800_devopts_cg),
1073 ARRAY_AND_SIZE(rigol_dp821a_ch),
1074 ARRAY_AND_SIZE(rigol_dp820_cg),
91ef511d 1075 rigol_dp800_cmd,
cfcdf576 1076 .probe_channels = NULL,
7e66bf05
FS		 1077 .init_aquisition = NULL,
1078 .update_status = NULL,
cfcdf576 1079 },
5e7377f4 1080 { "Rigol", "^DP831A$", SCPI_DIALECT_UNKNOWN, PPS_OTP,
3222ee10
BV		 1081 ARRAY_AND_SIZE(rigol_dp800_devopts),
1082 ARRAY_AND_SIZE(rigol_dp800_devopts_cg),
1083 ARRAY_AND_SIZE(rigol_dp831_ch),
cfcdf576 1084 ARRAY_AND_SIZE(rigol_dp830_cg),
91ef511d 1085 rigol_dp800_cmd,
c3eadb07 1086 .probe_channels = NULL,
7e66bf05
FS		 1087 .init_aquisition = NULL,
1088 .update_status = NULL,
3222ee10 1089 },
5e7377f4 1090 { "Rigol", "^(DP832|DP832A)$", SCPI_DIALECT_UNKNOWN, PPS_OTP,
3222ee10
BV		 1091 ARRAY_AND_SIZE(rigol_dp800_devopts),
1092 ARRAY_AND_SIZE(rigol_dp800_devopts_cg),
1093 ARRAY_AND_SIZE(rigol_dp832_ch),
cfcdf576 1094 ARRAY_AND_SIZE(rigol_dp830_cg),
91ef511d 1095 rigol_dp800_cmd,
c3eadb07 1096 .probe_channels = NULL,
7e66bf05
FS		 1097 .init_aquisition = NULL,
1098 .update_status = NULL,
c3eadb07
BV		 1099 },
1100
1101 /* Philips/Fluke PM2800 series */
5e7377f4 1102 { "Philips", "^PM28[13][123]/[01234]{1,2}$", SCPI_DIALECT_PHILIPS, 0,
9d9cf1c4 1103 ARRAY_AND_SIZE(philips_pm2800_devopts),
c3eadb07
BV		 1104 ARRAY_AND_SIZE(philips_pm2800_devopts_cg),
1105 NULL, 0,
1106 NULL, 0,
91ef511d 1107 philips_pm2800_cmd,
c3eadb07 1108 philips_pm2800_probe_channels,
7e66bf05
FS		 1109 .init_aquisition = NULL,
1110 .update_status = NULL,
d4eabea8 1111 },
81eb36d6
MS		 1112
1113 /* Rohde & Schwarz HMC8043 */
5e7377f4 1114 { "Rohde&Schwarz", "HMC8043", SCPI_DIALECT_UNKNOWN, 0,
81eb36d6
MS		 1115 ARRAY_AND_SIZE(rs_hmc8043_devopts),
1116 ARRAY_AND_SIZE(rs_hmc8043_devopts_cg),
1117 ARRAY_AND_SIZE(rs_hmc8043_ch),
1118 ARRAY_AND_SIZE(rs_hmc8043_cg),
1119 rs_hmc8043_cmd,
1120 .probe_channels = NULL,
7e66bf05
FS		 1121 .init_aquisition = NULL,
1122 .update_status = NULL,
81eb36d6 1123 },
d4eabea8 1124};
d4eabea8 1125
1beccaed 1126SR_PRIV unsigned int num_pps_profiles = ARRAY_SIZE(pps_profiles);
Hardware access and backend lib