Difference between revisions of "MiniLA Mockup"
Jump to navigation
Jump to search
Uwe Hermann (talk | contribs) m |
|||
| Line 5: | Line 5: | ||
See [[MiniLA Mockup/Info]] for more details (such as '''lsusb -vvv''' output) about the device. | See [[MiniLA Mockup/Info]] for more details (such as '''lsusb -vvv''' output) about the device. | ||
== | == Hardware == | ||
* Xilinx XC95288XL CPLD | * Xilinx XC95288XL CPLD | ||
| Line 11: | Line 11: | ||
* ... | * ... | ||
== | == Photos == | ||
TODO | TODO. | ||
== Protocol == | == Protocol == | ||
TODO | TODO. | ||
== Resources == | |||
TODO. | |||
[[Category:Device]] | [[Category:Device]] | ||
[[Category:Logic analyzer]] | [[Category:Logic analyzer]] | ||
Revision as of 02:57, 10 November 2012
The MiniLA Mockup is a USB-based, 32-channel logic analyzer with up to 100MHz sampling rate.
See MiniLA Mockup/Info for more details (such as lsusb -vvv output) about the device.
Hardware
- Xilinx XC95288XL CPLD
- GSI GS816036T-166
- ...
Photos
TODO.
Protocol
TODO.
Resources
TODO.