Difference between revisions of "Braintechnology USB-LPS"
Uwe Hermann (talk | contribs) m |
|||
Line 1: | Line 1: | ||
[[File:Braintechnology usb lps.jpg|thumb|right|Braintechnology USB-LPS]] | [[File:Braintechnology usb lps.jpg|thumb|right|Braintechnology USB-LPS]] | ||
The [http://www.braintechnology.de/webshop/catalog/product_info.php?&products_id=105 Braintechnology USB-LPS] is a Cypress FX2 based 16-channel, 24MHz, USB-based logic analyzer and signal/pattern generator. | The [http://www.braintechnology.de/webshop/catalog/product_info.php?&products_id=105 Braintechnology USB-LPS] is a Cypress FX2 based 16-channel, 24MHz, USB-based logic analyzer and signal/pattern generator. | ||
Line 8: | Line 5: | ||
See [[Braintechnology USB-LPS/Info]] for some more details (such as '''lsusb -vvv''' output) on the device. | See [[Braintechnology USB-LPS/Info]] for some more details (such as '''lsusb -vvv''' output) on the device. | ||
== | In sigrok, the open-source [[fx2lafw]] firmware and driver is used for this device. | ||
== Hardware == | |||
* Cypress CY7C68013A-56PVXC (FX2) | * Cypress CY7C68013A-56PVXC (FX2) | ||
Line 14: | Line 13: | ||
* LD33 (3.3V voltage regulator) | * LD33 (3.3V voltage regulator) | ||
* 24MHz crystal | * 24MHz crystal | ||
== Photos == | |||
<gallery> | |||
File:Braintechnology usb lps.jpg|<small>Braintechnology USB-LPS</small> | |||
File:Braintechnology usb lps pcb front.jpg|<small>Braintechnology USB-LPS, PCB front</small> | |||
File:Braintechnology usb lps pcb front details.jpg|<small>Braintechnology USB-LPS, PCB front details</small> | |||
File:Braintechnology usb lps pcb back.jpg|<small>Braintechnology USB-LPS, PCB back</small> | |||
</gallery> | |||
== Protocol == | == Protocol == | ||
Line 273: | Line 281: | ||
The original software allows setting per-probe triggers (4 levels deep). At each level the trigger for that probe can be low, high, or dont-care. | The original software allows setting per-probe triggers (4 levels deep). At each level the trigger for that probe can be low, high, or dont-care. | ||
== Resources == | |||
TODO. | |||
[[Category:Device]] | [[Category:Device]] | ||
[[Category:Logic analyzer]] | [[Category:Logic analyzer]] |
Revision as of 21:24, 4 November 2012
The Braintechnology USB-LPS is a Cypress FX2 based 16-channel, 24MHz, USB-based logic analyzer and signal/pattern generator.
See Braintechnology USB-LPS/Info for some more details (such as lsusb -vvv output) on the device.
In sigrok, the open-source fx2lafw firmware and driver is used for this device.
Hardware
- Cypress CY7C68013A-56PVXC (FX2)
- Atmel ATTiny13-20SU
- LD33 (3.3V voltage regulator)
- 24MHz crystal
Photos
Protocol
Firmware upload
The FX2 firmware (3072 bytes in size) is uploaded before every sampling run. Certain bytes in the firmware differ depending on the selected sampling rate.
Starting a sampling run
The host seems to send: 0x00 0x01 0x00 0x00 0x00
Stopping a sampling run
The host seems to send: 0x00 0x00 0x00 0x00 0x00
Sample rates
Sampling with 8 probes:
|
Sampling with 16 probes:
|
The byte values for sampling with 8 or 16 probes are thus identical, the only difference is that the sampling rates 24/16/15MHz are not available when 16 probes are used.
Sample format
- 8 bit sampling: Every sample is a byte, bit 0 is the value of probe 0, bit 7 is the value of probe 7.
- 16 bit sampling: Every sample consists of two bytes.
- First byte: Bit 0 is the value of probe 0, bit 7 is the value of probe 7.
- Second byte: Bit 0 is the value of probe 8, bit 7 is the value of probe 15.
Buffer size
Not relevant to the protocol, happens purely in software, on the PC side (by sending the "stop acquisition" command at the correct point in time).
The original software allows setting a buffer size to 1-2433 MB, in 1MB steps. This is simply the amount of data streamed from the device to the PC (there is no device-internal buffer/memory).
Pre-Trigger value
Not relevant to the protocol, happens purely in software, on the PC side.
The original software has a pretrigger setting (a scrollbar); it's unclear whether this is an absolute value or a percentage or something else.
Trigger settings
Not relevant to the protocol, happens purely in software, on the PC side.
The original software allows setting per-probe triggers (4 levels deep). At each level the trigger for that probe can be low, high, or dont-care.
Resources
TODO.