]> sigrok.org Git - sigrok-test.git/blame - decoder/test/parallel/test.conf
uart: Add more UART test-cases.
[sigrok-test.git] / decoder / test / parallel / test.conf
CommitLineData
6b7b9349
UH
1test incremental_8ch_short_noclock
2 protocol-decoder parallel channel d0=0 channel d1=1 channel d2=2 channel d3=3 channel d4=4 channel d5=5 channel d6=6 channel d7=7
67115888 3 input misc/demo/incremental_8ch_short.sr
6b7b9349
UH
4 output parallel annotation match incremental_8ch_short_noclock.output
5
6test incremental_8ch_short_clock
7 protocol-decoder parallel channel clk=0 channel d0=0 channel d1=1 channel d2=2 channel d3=3 channel d4=4 channel d5=5 channel d6=6 channel d7=7
67115888 8 input misc/demo/incremental_8ch_short.sr
6b7b9349
UH
9 output parallel annotation match incremental_8ch_short_clock.output
10
11test incremental_8ch_long_noclock
12 protocol-decoder parallel channel d0=0 channel d1=1 channel d2=2 channel d3=3 channel d4=4 channel d5=5 channel d6=6 channel d7=7
67115888 13 input misc/demo/incremental_8ch_long.sr
6b7b9349
UH
14 output parallel annotation match incremental_8ch_long_noclock.output
15
16test incremental_8ch_long_clock
17 protocol-decoder parallel channel clk=0 channel d0=0 channel d1=1 channel d2=2 channel d3=3 channel d4=4 channel d5=5 channel d6=6 channel d7=7
67115888 18 input misc/demo/incremental_8ch_long.sr
6b7b9349 19 output parallel annotation match incremental_8ch_long_clock.output