]> sigrok.org Git - sigrok-dumps.git/blame - spi/enc28j60/README
enc28j60: Adds trace and README
[sigrok-dumps.git] / spi / enc28j60 / README
CommitLineData
8a05fd71
JL
1-------------------------------------------------------------------------------
2Microchip ENC28J60
3-------------------------------------------------------------------------------
4
5This is an example capture of the Microchip ENC28J60 SPI Ethernet chip.
6
7Details:
8http://ww1.microchip.com/downloads/en/DeviceDoc/39662e.pdf
9
10
11enc28j60-init-and-ping.sr
12-------------------------
13
14Capture contains the following 3 stages:
15
161) Initialization phase where control registers are written.
172) Polling phase that waits for the Ethernet link to be up.
183) Two round-trips of ping packets (each consists of 1 RX of ICMP Echo Request
19 packet and 1 TX of ICMP Echo Reply packet).
20
21The chip was driven by a custom STM32F446 board running custom bare-metal
22firmware.
23
24
25Logic analyzer setup
26--------------------
27
28The logic analyzer used was a DSLogic Plus (at 50MHz, with SPI clock at 16MHz):
29
30 Probe ENC28J60
31 --------------------
32 0 CS#
33 1 MISO
34 2 CLK
35 3 MOSI