]> sigrok.org Git - sigrok-dumps.git/blame - dcc/easycontrol/README
dcc: Add captures for DCC model railway control
[sigrok-dumps.git] / dcc / easycontrol / README
CommitLineData
455bdc6e
B
1-------------------------------------------------------------------------------
2DCC model train captures
3-------------------------------------------------------------------------------
4
5These captures contain data that was recorded on a model railway setup that
6is based on the tams elektronik EasyControl controller. The booster used was
7a self-built tams elektronik B-2 booster.
8
9
10Logic analyzer setup
11--------------------
12
13The logic analyzer used was a Saleae Logic clone (samplerate 1MHz). The
14signal was captured via a simple voltage clamping circuit.
15
16 Probe DCC
17 -------------------
18 1 Data
19
20
21Captures
22--------
23
24Since the controller continuously resends the data, the captures do
25contain more than what is stated here.
26
27 Capture Action
28 ----------------------------------------------------------------------
29 decoder_2_light.sr switch light on train with address 2
30 decoder_45_light.sr switch light on train with address 45
31 decoder_120_121.sr switch state of decoder 120, 121
32 decoder_133.sr switch state of decoder 133
33 decoder_140.sr switch state of decoder 140
34 decoder_310.sr switch state of decoder 310