]>
Commit | Line | Data |
---|---|---|
6eb87578 | 1 | ## |
50bd5d25 | 2 | ## This file is part of the libsigrokdecode project. |
6eb87578 GM |
3 | ## |
4 | ## Copyright (C) 2011 Gareth McMullin <gareth@blacksphere.co.nz> | |
3eda7779 | 5 | ## Copyright (C) 2012-2013 Uwe Hermann <uwe@hermann-uwe.de> |
6eb87578 GM |
6 | ## |
7 | ## This program is free software; you can redistribute it and/or modify | |
8 | ## it under the terms of the GNU General Public License as published by | |
9 | ## the Free Software Foundation; either version 2 of the License, or | |
10 | ## (at your option) any later version. | |
11 | ## | |
12 | ## This program is distributed in the hope that it will be useful, | |
13 | ## but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | ## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | ## GNU General Public License for more details. | |
16 | ## | |
17 | ## You should have received a copy of the GNU General Public License | |
18 | ## along with this program; if not, write to the Free Software | |
19 | ## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA | |
20 | ## | |
ad2dc0de | 21 | |
156509ca UH |
22 | # SPI protocol decoder |
23 | ||
677d597b | 24 | import sigrokdecode as srd |
67e847fd | 25 | |
8a7ce2a3 | 26 | # Key: (CPOL, CPHA). Value: SPI mode. |
94bbdb9a UH |
27 | # Clock polarity (CPOL) = 0/1: Clock is low/high when inactive. |
28 | # Clock phase (CPHA) = 0/1: Data is valid on the leading/trailing clock edge. | |
c94c8c91 UH |
29 | spi_mode = { |
30 | (0, 0): 0, # Mode 0 | |
31 | (0, 1): 1, # Mode 1 | |
32 | (1, 0): 2, # Mode 2 | |
33 | (1, 1): 3, # Mode 3 | |
34 | } | |
35 | ||
677d597b | 36 | class Decoder(srd.Decoder): |
a2c2afd9 | 37 | api_version = 1 |
67e847fd | 38 | id = 'spi' |
2b7d0e2b | 39 | name = 'SPI' |
3d3da57d | 40 | longname = 'Serial Peripheral Interface' |
a465436e | 41 | desc = 'Full-duplex, synchronous, serial bus.' |
6eb87578 GM |
42 | license = 'gplv2+' |
43 | inputs = ['logic'] | |
44 | outputs = ['spi'] | |
6b5b91d2 | 45 | probes = [ |
4e570fa9 UH |
46 | {'id': 'miso', 'name': 'MISO', |
47 | 'desc': 'SPI MISO line (Master in, slave out)'}, | |
decde15e UH |
48 | {'id': 'mosi', 'name': 'MOSI', |
49 | 'desc': 'SPI MOSI line (Master out, slave in)'}, | |
6b5b91d2 | 50 | {'id': 'sck', 'name': 'CLK', 'desc': 'SPI clock line'}, |
4e570fa9 | 51 | {'id': 'cs', 'name': 'CS#', 'desc': 'SPI CS (chip select) line'}, |
6b5b91d2 | 52 | ] |
b77614bc | 53 | optional_probes = [] # TODO |
238b4080 | 54 | options = { |
94bbdb9a UH |
55 | 'cs_polarity': ['CS# polarity', 'active-low'], |
56 | 'cpol': ['Clock polarity', 0], | |
57 | 'cpha': ['Clock phase', 0], | |
58 | 'bitorder': ['Bit order within the SPI data', 'msb-first'], | |
c94c8c91 | 59 | 'wordsize': ['Word size of SPI data', 8], # 1-64? |
3eda7779 | 60 | 'format': ['Data format', 'hex'], |
238b4080 | 61 | } |
b1bb5eed | 62 | annotations = [ |
3eda7779 UH |
63 | ['Data', 'SPI data'], |
64 | ['Warnings', 'Human-readable warnings'], | |
b1bb5eed | 65 | ] |
6eb87578 | 66 | |
3643fc3f | 67 | def __init__(self): |
c66baa8c | 68 | self.oldsck = 1 |
a10bfc48 | 69 | self.bitcount = 0 |
4917bb31 | 70 | self.mosidata = 0 |
d6bace96 | 71 | self.misodata = 0 |
6eb87578 | 72 | self.bytesreceived = 0 |
ec0afe27 | 73 | self.startsample = -1 |
d6bace96 | 74 | self.samplenum = -1 |
01329e88 | 75 | self.cs_was_deasserted_during_data_word = 0 |
3e3c0330 | 76 | self.oldcs = -1 |
2fcd7c22 | 77 | self.oldpins = None |
6eb87578 | 78 | |
3643fc3f | 79 | def start(self, metadata): |
d6bace96 | 80 | self.out_proto = self.add(srd.OUTPUT_PROTO, 'spi') |
56202222 | 81 | self.out_ann = self.add(srd.OUTPUT_ANN, 'spi') |
3643fc3f | 82 | |
6eb87578 | 83 | def report(self): |
e100d51e | 84 | return 'SPI: %d bytes received' % self.bytesreceived |
6eb87578 | 85 | |
ec0afe27 UH |
86 | def putpw(self, data): |
87 | self.put(self.startsample, self.samplenum, self.out_proto, data) | |
88 | ||
89 | def putw(self, data): | |
90 | self.put(self.startsample, self.samplenum, self.out_ann, data) | |
91 | ||
2b9837d9 | 92 | def decode(self, ss, es, data): |
decde15e | 93 | # TODO: Either MISO or MOSI could be optional. CS# is optional. |
2fcd7c22 UH |
94 | for (self.samplenum, pins) in data: |
95 | ||
96 | # Ignore identical samples early on (for performance reasons). | |
97 | if self.oldpins == pins: | |
98 | continue | |
99 | self.oldpins, (miso, mosi, sck, cs) = pins, pins | |
d6bace96 | 100 | |
3e3c0330 UH |
101 | if self.oldcs != cs: |
102 | # Send all CS# pin value changes. | |
103 | self.put(self.samplenum, self.samplenum, self.out_proto, | |
104 | ['CS-CHANGE', self.oldcs, cs]) | |
3e3c0330 UH |
105 | self.oldcs = cs |
106 | ||
c94c8c91 | 107 | # Ignore sample if the clock pin hasn't changed. |
6eb87578 GM |
108 | if sck == self.oldsck: |
109 | continue | |
c94c8c91 | 110 | |
6eb87578 | 111 | self.oldsck = sck |
c94c8c91 UH |
112 | |
113 | # Sample data on rising/falling clock edge (depends on mode). | |
8a7ce2a3 | 114 | mode = spi_mode[self.options['cpol'], self.options['cpha']] |
c94c8c91 UH |
115 | if mode == 0 and sck == 0: # Sample on rising clock edge |
116 | continue | |
117 | elif mode == 1 and sck == 1: # Sample on falling clock edge | |
118 | continue | |
119 | elif mode == 2 and sck == 1: # Sample on falling clock edge | |
120 | continue | |
121 | elif mode == 3 and sck == 0: # Sample on rising clock edge | |
122 | continue | |
6eb87578 | 123 | |
d6bace96 | 124 | # If this is the first bit, save its sample number. |
a10bfc48 | 125 | if self.bitcount == 0: |
ec0afe27 | 126 | self.startsample = self.samplenum |
94bbdb9a | 127 | active_low = (self.options['cs_polarity'] == 'active-low') |
8a7ce2a3 | 128 | deasserted = cs if active_low else not cs |
acba4869 | 129 | if deasserted: |
01329e88 | 130 | self.cs_was_deasserted_during_data_word = 1 |
b1bb5eed | 131 | |
fd4aa8aa UH |
132 | ws = self.options['wordsize'] |
133 | ||
1ea831e9 | 134 | # Receive MOSI bit into our shift register. |
94bbdb9a | 135 | if self.options['bitorder'] == 'msb-first': |
fd4aa8aa | 136 | self.mosidata |= mosi << (ws - 1 - self.bitcount) |
1ea831e9 UH |
137 | else: |
138 | self.mosidata |= mosi << self.bitcount | |
139 | ||
140 | # Receive MISO bit into our shift register. | |
94bbdb9a | 141 | if self.options['bitorder'] == 'msb-first': |
fd4aa8aa | 142 | self.misodata |= miso << (ws - 1 - self.bitcount) |
1ea831e9 UH |
143 | else: |
144 | self.misodata |= miso << self.bitcount | |
b1bb5eed | 145 | |
a10bfc48 | 146 | self.bitcount += 1 |
b1bb5eed | 147 | |
fd4aa8aa UH |
148 | # Continue to receive if not enough bits were received, yet. |
149 | if self.bitcount != ws: | |
6eb87578 | 150 | continue |
b1bb5eed | 151 | |
ec0afe27 UH |
152 | self.putpw(['DATA', self.mosidata, self.misodata]) |
153 | self.putw([0, ['MOSI: 0x%02x, MISO: 0x%02x' % (self.mosidata, | |
154 | self.misodata)]]) | |
b1bb5eed | 155 | |
01329e88 | 156 | if self.cs_was_deasserted_during_data_word: |
ec0afe27 | 157 | self.putw([1, ['CS# was deasserted during this data word!']]) |
01329e88 | 158 | |
b1bb5eed | 159 | # Reset decoder state. |
4917bb31 | 160 | self.mosidata = 0 |
d6bace96 | 161 | self.misodata = 0 |
a10bfc48 | 162 | self.bitcount = 0 |
b1bb5eed UH |
163 | |
164 | # Keep stats for summary. | |
6eb87578 | 165 | self.bytesreceived += 1 |
ad2dc0de | 166 |