|Frequency (user)||0-60MHz (sine), 0-15MHz (square, tri), 0-6MHz (PWM, arbitrary)|
|Waveforms||sine/square/triangle/arbitrary, TTL rect|
|Amplitude||not specified in the data sheet (UI claims -10V .. +10V)|
|Modulation||sweep, pulse, burst|
The JDS6600 is a dual channel, standalone function generator, and has builtin frequency measurement and pulse counter. There are push buttons and a rotary encoder on the front panel, the graphical LCD presents parameter values as well as waveforms. The rear panel has USB as well as UART connectivity, the device must be powered externally (not USB powered). Signals (external in, and generator out) get connected to BNC receptables, an IDC pin header provides TTL versions of these signals.
See Joy-IT JDS6600/Info for USB connection details.
Hardware (Joy-IT model 60MHz)
The PCB's contour seems to match the MHINSTEK MHS-5200A with three BNC receptables on the front, and the arrangement of the barrel jack, the USB B receptable, and the IDC pin header on the rear side. The lattice chip is identical. Earlier MHS revisions used the same CH340G USB chip before they switched to PL2303. MHS uses an STM8 controller while JDS uses STM32. That's about it. The analog stages differ vastly.
- FPGA: Lattice MACH XO2 1200HC TQFP-100 (marking: LCMX02-1200HC)
- MCU: GD(?) 32F103CBT6 (an OEM'ed version of the STM32 chip that is famously used in Bluepill boards?), 8MHz quartz
- Winbond 25Q16 SPI flash (2MiB, probably netlist, maybe UI resources(?), waveforms(?), settings(?))
- 74'14 inverters between FPGA and IDC pin header
- WCH CH340G USB to serial converter ("well known")
- R2R ladder connected to FPGA pins (two times 16 pins(?) for the two channels, some for the waveform outline, others for offset/gain control, coupling, enable, etc)
- LM358 for "DC use" (offset and gain control)
- most analog circuits have their top scrubbed off
- AD8xx chips, Youtube reviews and teardowns for MHS suggest AD603 (variable gain amplifier) and AD812, may be used here as well?
- two SO-8 chips each under two heatsinks (the output amplifiers?)
- output switch relays
- several 117 voltage regulators
- programming headers (pads) for the FPGA and the MCU
The generator presents itself as a serial device (CH340G USB to serial converter, VID:PID is 1a86:7523, which is identical to MHS5200A).
It's yet to be seen whether the JDS6600 shares the MHS5200A generator's protocol (57600/8n1, colon leader, LF termination, optional CR/LF accepted, get/set instructions, register model).