MiniLA

From sigrok
Revision as of 16:34, 23 November 2014 by Uwe Hermann (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search
MiniLA
Minila parport.png
Status planned
Channels 32
Samplerate 100MHz
Samplerate (state) ?
Triggers low, high, rising, falling, don't care
Min/max voltage ?
Threshold voltage ?
Memory 128Kb/channel
Compression ?
Website minila.sf.net

The MiniLA is a parallel port based, 32-channel logic analyzer with up to 100MHz sampling rate.

It is an open-hardware / open-source design.

Hardware

TODO.

Photos

TODO.

Protocol

TODO.

Resources