Difference between revisions of "Main Page"
Jump to navigation
Jump to search
Uwe Hermann (talk | contribs) m (Updates.) |
Uwe Hermann (talk | contribs) m |
||
| Line 4: | Line 4: | ||
<div style="margin-top:0.5em; margin-bottom:0.5em; padding:0.5em 0.5em 0.5em 0.5em; background-color:#cfdfff; align:right; border:1px solid #aabbcc;"> | <div style="margin-top:0.5em; margin-bottom:0.5em; padding:0.5em 0.5em 0.5em 0.5em; background-color:#cfdfff; align:right; border:1px solid #aabbcc;"> | ||
The '''sigrok''' project aims at creating a portable, cross-platform, Free/Libre/Open-Source | The '''sigrok''' project aims at creating a portable, cross-platform, Free/Libre/Open-Source logic analyzer software that supports various (usually USB-based) logic analyzer hardware products. The code is licensed under the terms of the '''GNU GPL, version 2 or later'''. | ||
</div> | </div> | ||
| Line 11: | Line 11: | ||
* '''Hardware support'''. Supports a wide variety of logic analyzer hardware from various vendors with different capabilities. | * '''Hardware support'''. Supports a wide variety of logic analyzer hardware from various vendors with different capabilities. | ||
* '''Cross-platform'''. Works on [[Linux]]/[[Mac OS X]]/[[Windows]]/etc. and on x86/ARM/Sparc/PowerPC/etc. | * '''Cross-platform'''. Works on [[Linux]]/[[Mac OS X]]/[[Windows]]/etc. and on x86/ARM/Sparc/PowerPC/etc. | ||
* '''Scriptable'''. Extendable with protocol decoders written in Lua. | * '''Scriptable'''. Extendable with protocol decoders written in Lua or Python. | ||
* '''Format support'''. Supports various input and output formats (raw, CSV, gnuplot, VCD, others). | * '''Format support'''. Supports various input and output formats (raw, CSV, gnuplot, VCD, others). | ||
Revision as of 19:52, 14 March 2010
File:Flosslogic macosx.png
Mac OS X
File:Flosslogic windows.png
Windows
The sigrok project aims at creating a portable, cross-platform, Free/Libre/Open-Source logic analyzer software that supports various (usually USB-based) logic analyzer hardware products. The code is licensed under the terms of the GNU GPL, version 2 or later.
Design goals
- Hardware support. Supports a wide variety of logic analyzer hardware from various vendors with different capabilities.
- Cross-platform. Works on Linux/Mac OS X/Windows/etc. and on x86/ARM/Sparc/PowerPC/etc.
- Scriptable. Extendable with protocol decoders written in Lua or Python.
- Format support. Supports various input and output formats (raw, CSV, gnuplot, VCD, others).
Download
$ git clone git://sigrok.git.sourceforge.net/gitroot/sigrok/sigrok
Supported hardware
CWAV USBee SX
(partially supported)
Braintechnology USB-LPS
(partially supported)
Saleae Logic
(work in progress)- Open workbench logic sniffer.jpg
Open Workbench Logic Sniffer (planned)
Documentation
- Design, Library, Command-line, GUI
- Mailing lists: sigrok-devel, sigrok-commits
- IRC: #sigrok on Freenode.
IMPORTANT: Please note that (unless explicitly specified otherwise) all contents in this wiki (including text and images) are released to the CC-BY-SA 3.0. If you don't want that, please explicitly specify another free-ish license when adding pages or images to the wiki!