Protocol decoder:parallel
Revision as of 23:10, 2 April 2015 by Uwe Hermann (talk | contribs)
 | |
| Name | Parallel |
|---|---|
| Description | Generic parallel synchronous bus |
| Status | supported |
| License | GPLv2+ |
| Source code | decoders/parallel |
| Input | logic |
| Output | parallel |
| Probes | — |
| Optional probes | CLK, D0-D63 |
| Options | clock_edge, wordsize, endianness |
The parallel protocol decoder can decode (synchronous or asynchronous) parallel buses with various number of data bits/probes and one optional clock line.
Hardware
There's a lot of hardware (ICs, connectors) that uses various kinds of sync or async parallel protocols.
Generally there are a number of data lines (e.g. 8 or 16) and (in the synchronous case) a clock line.
Protocol
On either the falling or rising clock edge one or more data lines (D0 up to possibly D63, for example) are sampled, and the individual probe values are combined to a number that is shown.
If no clock pin is supplied, the decoder works in asynchronous mode and samples the data lines upon each transition on any of the data lines.