ZEROPLUS LAP-16128U

From sigrok
Revision as of 00:17, 30 October 2014 by Uwe Hermann (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search
ZEROPLUS LAP-16128U
Zeroplus lap-16128u.png
Status supported
Source code zeroplus-logic-cube
Channels 16
Samplerate 200MHz
Samplerate (state) 100MHz
Triggers pattern, edge
Min/max voltage -6V — +6V
Memory 128Kbits/channel
Compression yes ("max 32Mbits")
Website zeroplus.com.tw

The ZEROPLUS LAP-16128U is a USB-based, 16-channel logic analyzer with up to 200MHz sampling rate.

See ZEROPLUS LAP-16128U/Info for more details (such as lsusb -v output) about the device.

See ZEROPLUS Logic Cube LAP-C series for information common to all devices in this series.

Hardware

  • Cypress CY7C1347G-250AXC (4Mbit pipelined sync SRAM, 250MHz)

See ZEROPLUS_Logic_Cube_LAP-C_series#Hardware for the hardware parts that are common to all devices in this series.

Photos

  • Device, front

  • Device, back

  • Device, side

  • Device, connector

  • Device, bottom

  • Device, open 1

  • Device, open 2

  • PCB, top

  • PCB, bottom

  • PCB markings

  • ZEROPLUS ZP322MB-5

  • ZEROPLUS DV4128B

  • Genesys GL660USB

  • Cypress CY7C1347G-250AXC

  • Microchip 93LC46B

  • TI LVT16245B

  • PI74FCT

  • National LM2596S

  • National LM348M

  • Input protection

  • 34053A

  • 12MHz chrystal

Protocol

See ZEROPLUS_Logic_Cube_LAP-C_series#Protocol.

Resources

Retrieved from "https://sigrok.org/w/index.php?title=ZEROPLUS_LAP-16128U&oldid=10026"