Difference between revisions of "Main Page"
Jump to navigation
Jump to search
Uwe Hermann (talk | contribs) m (Stones!) |
Uwe Hermann (talk | contribs) m |
||
Line 5: | Line 5: | ||
</div> | </div> | ||
== | == Design goals == | ||
* '''Hardware support'''. Supports a wide variety of logic analyzer hardware from various vendors with different capabilities. | * '''Hardware support'''. Supports a wide variety of logic analyzer hardware from various vendors with different capabilities. | ||
Line 12: | Line 12: | ||
* '''Format support'''. Supports various input and output formats (raw, CSV, gnuplot, [http://en.wikipedia.org/wiki/Value_change_dump VCD], others). | * '''Format support'''. Supports various input and output formats (raw, CSV, gnuplot, [http://en.wikipedia.org/wiki/Value_change_dump VCD], others). | ||
== | == Supported hardware == | ||
<gallery widths="120px" heights="70px"> | <gallery widths="120px" heights="70px"> | ||
Line 28: | Line 28: | ||
<td style="vertical-align:top"> | <td style="vertical-align:top"> | ||
== [[File:Sigrok_stone.png]] | == [[File:Sigrok_stone.png]] Documentation == | ||
* [[ | * [[Downloads]] | ||
* [[Supported hardware]] | |||
* [[Command-line]] | |||
* [[GUI|Cross-platform GUI]] | |||
* [[Input output formats]] | |||
* [[Status]] | * [[Status]] | ||
* [[ | * [[FAQ]] | ||
* [[ | * [[News]] | ||
</td><td style="vertical-align:top"> | </td><td style="vertical-align:top"> | ||
== [[File:Sigrok_stone.png]] | == [[File:Sigrok_stone.png]] Development == | ||
* [[ | * [[TODO]] | ||
* [[ | * [[Design Ideas]] | ||
* [[Protocol Decoders]] | |||
* Build info: [[Linux]], [[Mac OS X]], [[Windows]] | |||
* [[Formats and structures]] | * [[Formats and structures]] | ||
* [[Hardware plugin API]] | * [[Hardware plugin API]] | ||
* [[Output API]] | * [[Output API]] | ||
</td><td style="vertical-align:top"> | </td><td style="vertical-align:top"> |
Revision as of 18:57, 8 April 2010
The sigrok project aims at creating a portable, cross-platform, Free/Libre/Open-Source logic analyzer software that supports various (usually USB-based) logic analyzer hardware products. The code is licensed under the terms of the GNU GPL. Design goals
Supported hardware
|
|
IMPORTANT: Please note that (unless explicitly specified otherwise) all contents in this wiki (including text and images) are released to the CC-BY-SA 3.0. If you don't want that, please explicitly specify another free-ish license when adding pages or images to the wiki!