Difference between revisions of "Braintechnology USB-LPS"
Jump to navigation
Jump to search
Uwe Hermann (talk | contribs) m |
Uwe Hermann (talk | contribs) m |
||
Line 19: | Line 19: | ||
In sigrok, the open-source [[fx2lafw]] firmware and driver is used for this device. | In sigrok, the open-source [[fx2lafw]] firmware and driver is used for this device. | ||
See [[Braintechnology USB-LPS/Info]] for some more details (such as '''lsusb - | See [[Braintechnology USB-LPS/Info]] for some more details (such as '''lsusb -v''' output) on the device. | ||
== Hardware == | == Hardware == | ||
* '''Main chip:''' Cypress CY7C68013A-56PVXC (FX2LP) | * '''Main chip:''' Cypress CY7C68013A-56PVXC (FX2LP) | ||
* ''' | * '''I²C EEPROM''': Atmel ATtiny13-20SU | ||
* '''3.3V voltage regulator''': LD33 | * '''3.3V voltage regulator''': LD33 | ||
* '''Crystal''': 24MHz | * '''Crystal''': 24MHz |
Latest revision as of 18:05, 28 May 2017
Status | supported |
---|---|
Source code | fx2lafw |
Channels | 8/16 |
Samplerate | 24MHz |
Samplerate (state) | — |
Triggers | none (SW-only) |
Min/max voltage | -0.5V — 5.25V |
Threshold voltage | Fixed: VIH=2.0V—5.25V, VIL=-0.5V—0.8V |
Memory | none |
Compression | none |
Website | braintechnology.de |
The Braintechnology USB-LPS is a Cypress FX2 based 16-channel, 24MHz, USB-based logic analyzer and signal/pattern generator.
In sigrok, the open-source fx2lafw firmware and driver is used for this device.
See Braintechnology USB-LPS/Info for some more details (such as lsusb -v output) on the device.
Hardware
- Main chip: Cypress CY7C68013A-56PVXC (FX2LP)
- I²C EEPROM: Atmel ATtiny13-20SU
- 3.3V voltage regulator: LD33
- Crystal: 24MHz
Photos
Protocol
Since we use the open-source fx2lafw firmware for this device, we don't need to know the protocol.
However, for those interested in this, see our old vendor protocol docs.