Difference between revisions of "Main Page"
Jump to navigation
Jump to search
Uwe Hermann (talk | contribs) m |
Uwe Hermann (talk | contribs) m |
||
Line 5: | Line 5: | ||
</div> | </div> | ||
== Design goals == | == <span style="font-variant:small-caps">Design goals</span> == | ||
* '''Broad hardware support'''. Supports a wide variety of logic analyzers from various vendors with different capabilities. | * '''Broad hardware support'''. Supports a wide variety of logic analyzers from various vendors with different capabilities. | ||
Line 12: | Line 12: | ||
* '''Format support'''. Supports various [[Input output formats|input and output formats]] (raw, ASCII, hex, CSV, gnuplot, [http://en.wikipedia.org/wiki/Value_change_dump VCD], others). | * '''Format support'''. Supports various [[Input output formats|input and output formats]] (raw, ASCII, hex, CSV, gnuplot, [http://en.wikipedia.org/wiki/Value_change_dump VCD], others). | ||
== Supported hardware == | == <span style="font-variant:small-caps">Supported hardware</span> == | ||
<gallery widths="120px" heights="70px"> | <gallery widths="120px" heights="70px"> | ||
Line 28: | Line 28: | ||
<td style="vertical-align:top"> | <td style="vertical-align:top"> | ||
== [[File:Sigrok_stone.png]] Documentation == | == [[File:Sigrok_stone.png]] <span style="font-variant:small-caps">Documentation</span> == | ||
* [[Downloads]] | * [[Downloads]] | ||
Line 41: | Line 41: | ||
</td><td style="vertical-align:top"> | </td><td style="vertical-align:top"> | ||
== [[File:Sigrok_stone.png]] Development == | == [[File:Sigrok_stone.png]] <span style="font-variant:small-caps">Development</span> == | ||
* [[TODO]] | * [[TODO]] | ||
Line 53: | Line 53: | ||
</td><td style="vertical-align:top"> | </td><td style="vertical-align:top"> | ||
== [[File:Sigrok_stone.png]] Getting in touch == | == [[File:Sigrok_stone.png]] <span style="font-variant:small-caps">Getting in touch</span> == | ||
* Mailing lists: [https://lists.sourceforge.net/lists/listinfo/sigrok-devel sigrok-devel], [https://lists.sourceforge.net/lists/listinfo/sigrok-commits sigrok-commits] | * Mailing lists: [https://lists.sourceforge.net/lists/listinfo/sigrok-devel sigrok-devel], [https://lists.sourceforge.net/lists/listinfo/sigrok-commits sigrok-commits] | ||
* IRC: '''[irc://chat.freenode.net/sigrok #sigrok]''' on [http://www.freenode.net Freenode] | * IRC: '''[irc://chat.freenode.net/sigrok #sigrok]''' on [http://www.freenode.net Freenode] | ||
* identi.ca: [http://www.identi.ca/group/sigrok sigrok group] | * identi.ca: [http://www.identi.ca/group/sigrok sigrok group] | ||
* [http://sourceforge.net/projects/sigrok/ SourceForge | * Sites: [http://sourceforge.net/projects/sigrok/ SourceForge], [http://freshmeat.net/projects/sigrok Freshmeat], [https://www.ohloh.net/p/sigrok ohloh] | ||
* [[Press]] | * [[Press]] | ||
* [[Logo]] | * [[Logo]] |
Revision as of 20:52, 8 April 2010
The sigrok project aims at creating a portable, cross-platform, Free/Libre/Open-Source logic analyzer software that supports various (usually USB-based) logic analyzer hardware products. The code is licensed under the terms of the GNU GPL. Design goals
Supported hardware
|
|
IMPORTANT: Please note that (unless explicitly specified otherwise) all contents in this wiki (including text and images) are released to the CC-BY-SA 3.0. If you don't want that, please explicitly specify another free-ish license when adding pages or images to the wiki!