Difference between revisions of "Main Page"
Jump to navigation
Jump to search
Uwe Hermann (talk | contribs) m |
Uwe Hermann (talk | contribs) m (Working devices first.) |
||
| Line 15: | Line 15: | ||
File:Saleae Logic.jpg|<small>'''[[Saleae Logic]]'''<br />(supported)</small> | File:Saleae Logic.jpg|<small>'''[[Saleae Logic]]'''<br />(supported)</small> | ||
File:Open workbench logic sniffer.jpg|<small>'''[[Openbench Logic Sniffer]]'''<br />(work in progress)</small> | File:Open workbench logic sniffer.jpg|<small>'''[[Openbench Logic Sniffer]]'''<br />(work in progress)</small> | ||
File:Zeroplus Logic Cube.jpg|<small>'''[[ZEROPLUS Logic Cube LAP-C]]''' (work in progress)</small> | |||
File:Cwav usbee sx.jpg|<small>'''[[CWAV USBee SX]]'''<br />(coming up)</small> | File:Cwav usbee sx.jpg|<small>'''[[CWAV USBee SX]]'''<br />(coming up)</small> | ||
File:Braintechnology usb lps.jpg|<small>'''[[Braintechnology USB-LPS]]'''<br />(planned)</small> | File:Braintechnology usb lps.jpg|<small>'''[[Braintechnology USB-LPS]]'''<br />(planned)</small> | ||
File:Buspirate v3.jpg|<small>'''[[Buspirate]]'''<br />(planned)</small> | File:Buspirate v3.jpg|<small>'''[[Buspirate]]'''<br />(planned)</small> | ||
File:Intronix Logicport.jpg|<small>'''[[Intronix Logicport]]'''<br />(planned)</small> | File:Intronix Logicport.jpg|<small>'''[[Intronix Logicport]]'''<br />(planned)</small> | ||
Revision as of 23:46, 3 April 2010
The sigrok project aims at creating a portable, cross-platform, Free/Libre/Open-Source logic analyzer software that supports various (usually USB-based) logic analyzer hardware products. The code is licensed under the terms of the GNU GPL.
Design goals
- Hardware support. Supports a wide variety of logic analyzer hardware from various vendors with different capabilities.
- Cross-platform. Works on Linux, Mac OS X and Windows, and on architectures including x86, ARM, Sparc and PowerPC.
- Scriptable. Extendable with protocol decoders and analyzers written in Python.
- Format support. Supports various input and output formats (raw, CSV, gnuplot, VCD, others).
Supported hardware
Saleae Logic
(supported)- Open workbench logic sniffer.jpg
Openbench Logic Sniffer
(work in progress) 
ZEROPLUS Logic Cube LAP-C (work in progress)
CWAV USBee SX
(coming up)
Braintechnology USB-LPS
(planned)- Buspirate v3.jpg
Buspirate
(planned) 
Intronix Logicport
(planned)
Development
|
Documentation |
Getting in touch
|
IMPORTANT: Please note that (unless explicitly specified otherwise) all contents in this wiki (including text and images) are released to the CC-BY-SA 3.0. If you don't want that, please explicitly specify another free-ish license when adding pages or images to the wiki!