Difference between revisions of "Main Page"
Jump to navigation
Jump to search
Uwe Hermann (talk | contribs) m |
|||
| Line 1: | Line 1: | ||
[[File: | [[File:Sigrok linux.png|right|thumb|Linux]] | ||
[[File: | [[File:Sigrok macosx.png|right|thumb|Mac OS X]] | ||
[[File: | [[File:Sigrok windows.png|right|thumb|Windows]] | ||
<div style="margin-top:0.5em; margin-bottom:0.5em; padding:0.5em 0.5em 0.5em 0.5em; background-color:#cfdfff; align:right; border:1px solid #aabbcc;"> | <div style="margin-top:0.5em; margin-bottom:0.5em; padding:0.5em 0.5em 0.5em 0.5em; background-color:#cfdfff; align:right; border:1px solid #aabbcc;"> | ||
| Line 22: | Line 22: | ||
<gallery> | <gallery> | ||
File:Cwav usbee sx.jpg|<small>'''[[CWAV USBee SX]]'''<br /></small> | File:Cwav usbee sx.jpg|<small>'''[[CWAV USBee SX]]'''<br /></small> | ||
File:Braintechnology usb lps.jpg|<small>'''Braintechnology USB-LPS'''<br />(partially supported)</small> | File:Braintechnology usb lps.jpg|<small>'''[[Braintechnology USB-LPS]]'''<br />(partially supported)</small> | ||
File:Saleae logic.jpg|<small>'''[[Saleae Logic]]'''<br />(work in progress)</small> | File:Saleae logic.jpg|<small>'''[[Saleae Logic]]'''<br />(work in progress)</small> | ||
File:Open workbench logic sniffer.jpg|<small>'''[[Openbench Logic Sniffer]]'''</small> | File:Open workbench logic sniffer.jpg|<small>'''[[Openbench Logic Sniffer]]'''</small> | ||
Revision as of 19:37, 14 March 2010
The sigrok project aims at creating a portable, cross-platform, Free/Libre/Open-Source logic analyzer software that supports various (usually USB-based) logic analyzer hardware products. The code is licensed under the terms of the GNU GPL, version 2 or later.
Design goals
- Hardware support. Supports a wide variety of logic analyzer hardware from various vendors with different capabilities.
- Cross-platform. Works on Linux/Mac OS X/Windows/etc. and on x86/ARM/Sparc/PowerPC/etc.
- Scriptable. Extendable with protocol decoders written in Lua or Python.
- Format support. Supports various input and output formats (raw, CSV, gnuplot, VCD, others).
Download
$ git clone git://sigrok.git.sourceforge.net/gitroot/sigrok/sigrok
Supported hardware
Braintechnology USB-LPS
(partially supported)
Saleae Logic
(work in progress)- Open workbench logic sniffer.jpg
Documentation
Frontends
Getting in touch
- Mailing lists: sigrok-devel, sigrok-commits
- IRC: #sigrok on Freenode.
IMPORTANT: Please note that (unless explicitly specified otherwise) all contents in this wiki (including text and images) are released to the CC-BY-SA 3.0. If you don't want that, please explicitly specify another free-ish license when adding pages or images to the wiki!