Difference between revisions of "DreamSourceLab DSLogic"
Jump to navigation
Jump to search
Uwe Hermann (talk | contribs) m |
Uwe Hermann (talk | contribs) |
||
| Line 2: | Line 2: | ||
| image = [[File:DSLogic.png|180px]] | | image = [[File:DSLogic.png|180px]] | ||
| name = DreamSourceLab DSLogic | | name = DreamSourceLab DSLogic | ||
| status = | | status = supported | ||
| source_code_dir = fx2lafw | | source_code_dir = fx2lafw | ||
| channels = 1-16 | | channels = 1-16 | ||
| Line 49: | Line 49: | ||
[[Category:Device]] | [[Category:Device]] | ||
[[Category:Logic analyzer]] | [[Category:Logic analyzer]] | ||
[[Category: | [[Category:Supported]] | ||
Revision as of 15:35, 3 July 2016
 | |
| Status | supported |
|---|---|
| Source code | fx2lafw |
| Channels | 1-16 |
| Samplerate | 400MHz(4ch), 200MHz(8ch), 100MHz(16ch) |
| Samplerate (state) | 50MHz |
| Triggers | high, low, rising, falling, edge, multi-stage triggers |
| Min/max voltage | -0.6V — 6V |
| Threshold voltage | configurable: 3.3V, 5V |
| Memory | 32MByte (2MByte/ch) |
| Compression | no |
| Website | dreamsourcelab.com |
The DreamSourceLab DSLogic is a 16-channel USB-based logic analyzer, with sampling rates up to 400MHz (when using only 4 channels).
See DreamSourceLab DSLogic/Info for more details (such as lsusb -v output) about the device.
Hardware
- Xilinx XC6SLX9 Spartan-6 FPGA (TQG144BIV13337)
- Micron MT48LC16M16A2P-6A 32MB SDRAM (IC SDRAM 256MBIT 167MHZ TSOP)
- Cypress CY7C68013A FX2 USB interface chip (IC MCU USB PERIPH HI SPD 56SSOP)
- Serial EEPROM 16Kbit U4: ATMLH348 16CM Y 3X3098, I2C/2Wire Serial EEPROM 16Kbit (2048x8) ATMEL AT24C16C
- ESD Protection U9,10,11,12,13,14 D234 ESD Protection CM1213A-04S7 TVS DIODE 3.3VWM 10VC SC746
- 1.2V 600mA LDO U32 SBPB 1.2V 600mA 2MHz Step Down DC-DC Converter LM3671MF-1.2/NOPB
- 3.3V 600mA LDO U31 SJEB 3.3V 600mA 2MHz Step Down DC-DC Converter LM3671MF-3.3/NOPB
Photos
Device, top
Probe connector
USB connector
PCB, top
PCB, bottom
