]> sigrok.org Git - sigrok-dumps.git/blame - uart/hello_world/README
READMEs: Drop GND from probelist, useless.
[sigrok-dumps.git] / uart / hello_world / README
CommitLineData
ab2a2831
UH
1-------------------------------------------------------------------------------
2Hello World UART output using various options
3-------------------------------------------------------------------------------
4
5This is a collection of example UART communication (only in one direction).
07bbf354
UH
6The repeatedly transmitted data is "Hello World!\r\n", using various settings,
7such as 8n1, 8o1, 8e1, 7o1, 7e1, etc.
ab2a2831 8
44f6cffb
UH
9The hardware sending the data is an Olimex STM32-H103 eval kit with an
10ST STM32 (ARM Cortex-M3) microcontroller. The firmware used is based on a
11simple libopencm3 UART example. The USART1 (USART1.TX pin) is used.
12
13For details see:
14http://libopencm3.org
15http://libopencm3.git.sourceforge.net/git/gitweb.cgi?p=libopencm3/libopencm3;a=tree;f=examples/stm32/f1/stm32-h103/usart_printf
16http://olimex.com/dev/stm32-h103.html
17
ab2a2831
UH
18
19Logic analyzer setup
20--------------------
21
22The logic analyzer used for capturing is a ChronoVu LA8 at a sample rate
23of 5MHz (for baud rates 921600 - 230400), 1MHz (for 115200 - 19200),
207cc70f 24and 625kHz (for baud rates 9600 - 1200).
ab2a2831
UH
25
26The ChronoVu LA8 probes were connected to the UART like this:
27
28 Probe UART
29 -------------------
30 0 (green) TX
ab2a2831
UH
31
32
33Data
34----
35
36The sigrok command line used was:
37
38 sigrok-cli -d 0:samplerate=<hz> --samples 8388608 -p '1=TX' -o <file>.sr
39
40We capture as many samples as fit into the 8MByte buffer of the logic analyzer.
41