]> sigrok.org Git - sigrok-dumps.git/blame - i2c/gigabyte_6vle-vxl_i2c/README
READMEs: Cosmetics, consistency fixes, typos.
[sigrok-dumps.git] / i2c / gigabyte_6vle-vxl_i2c / README
CommitLineData
c83a7da3
UH
1-------------------------------------------------------------------------------
2GIGABYTE 6VLE-VXL I2C data
3-------------------------------------------------------------------------------
4
5This is an example capture of I2C traffic on a DDR SDRAM's EEPROM chip, for
6Serial Presence Detect (SPD) data. The 512MB DDR RAM module was inserted
7in a GIGABYTE 6VLE-VXL mainboard. After the capture was started, the board
8was powered-on, thus the captured data corresponds to the BIOS code which
9reads the RAM module's EEPROM contents (in order to properly initialize
10the RAM).
11
12Additionally, it turned out that on the same I2C bus, there is an additional
13I2C device, the ICS950908 "Programmable Timing Control Hub for P4" (a clock
14generation chip). The capture also contains the I2C-based configuration of
15that chip by the BIOS.
16
17Details:
18https://en.wikipedia.org/wiki/Serial_presence_detect
19http://pdf1.alldatasheet.com/datasheet-pdf/view/90645/ICST/ICS950908.html
20
21
22Logic analyzer setup
23--------------------
24
47cd3c8f 25The logic analyzer used was a Saleae Logic (at 2MHz):
c83a7da3
UH
26
27 Probe I2C pin
28 -------------------
29 1 (black) SCL
30 4 (orange) SDA
31
32
33Data
34----
35
36The sigrok command line used was:
37
38 sigrok-cli -d 0:samplerate=2mhz --time 10s -o <filename>
39