]>
Commit | Line | Data |
---|---|---|
6eb87578 GM |
1 | ## |
2 | ## This file is part of the sigrok project. | |
3 | ## | |
4 | ## Copyright (C) 2011 Gareth McMullin <gareth@blacksphere.co.nz> | |
d6bace96 | 5 | ## Copyright (C) 2012 Uwe Hermann <uwe@hermann-uwe.de> |
6eb87578 GM |
6 | ## |
7 | ## This program is free software; you can redistribute it and/or modify | |
8 | ## it under the terms of the GNU General Public License as published by | |
9 | ## the Free Software Foundation; either version 2 of the License, or | |
10 | ## (at your option) any later version. | |
11 | ## | |
12 | ## This program is distributed in the hope that it will be useful, | |
13 | ## but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | ## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | ## GNU General Public License for more details. | |
16 | ## | |
17 | ## You should have received a copy of the GNU General Public License | |
18 | ## along with this program; if not, write to the Free Software | |
19 | ## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA | |
20 | ## | |
ad2dc0de | 21 | |
156509ca UH |
22 | # SPI protocol decoder |
23 | ||
677d597b | 24 | import sigrokdecode as srd |
67e847fd | 25 | |
8a7ce2a3 | 26 | # Key: (CPOL, CPHA). Value: SPI mode. |
94bbdb9a UH |
27 | # Clock polarity (CPOL) = 0/1: Clock is low/high when inactive. |
28 | # Clock phase (CPHA) = 0/1: Data is valid on the leading/trailing clock edge. | |
c94c8c91 UH |
29 | spi_mode = { |
30 | (0, 0): 0, # Mode 0 | |
31 | (0, 1): 1, # Mode 1 | |
32 | (1, 0): 2, # Mode 2 | |
33 | (1, 1): 3, # Mode 3 | |
34 | } | |
35 | ||
d6bace96 UH |
36 | # Annotation formats |
37 | ANN_HEX = 0 | |
38 | ||
677d597b | 39 | class Decoder(srd.Decoder): |
a2c2afd9 | 40 | api_version = 1 |
67e847fd | 41 | id = 'spi' |
2b7d0e2b | 42 | name = 'SPI' |
3d3da57d | 43 | longname = 'Serial Peripheral Interface' |
9a12a6e7 | 44 | desc = '...desc...' |
6eb87578 | 45 | longdesc = '...longdesc...' |
6eb87578 GM |
46 | license = 'gplv2+' |
47 | inputs = ['logic'] | |
48 | outputs = ['spi'] | |
6b5b91d2 | 49 | probes = [ |
4e570fa9 UH |
50 | {'id': 'miso', 'name': 'MISO', |
51 | 'desc': 'SPI MISO line (Master in, slave out)'}, | |
decde15e UH |
52 | {'id': 'mosi', 'name': 'MOSI', |
53 | 'desc': 'SPI MOSI line (Master out, slave in)'}, | |
6b5b91d2 | 54 | {'id': 'sck', 'name': 'CLK', 'desc': 'SPI clock line'}, |
4e570fa9 | 55 | {'id': 'cs', 'name': 'CS#', 'desc': 'SPI CS (chip select) line'}, |
6b5b91d2 | 56 | ] |
b77614bc | 57 | optional_probes = [] # TODO |
238b4080 | 58 | options = { |
94bbdb9a UH |
59 | 'cs_polarity': ['CS# polarity', 'active-low'], |
60 | 'cpol': ['Clock polarity', 0], | |
61 | 'cpha': ['Clock phase', 0], | |
62 | 'bitorder': ['Bit order within the SPI data', 'msb-first'], | |
c94c8c91 | 63 | 'wordsize': ['Word size of SPI data', 8], # 1-64? |
238b4080 | 64 | } |
b1bb5eed | 65 | annotations = [ |
d6bace96 | 66 | ['Hex', 'SPI data bytes in hex format'], |
b1bb5eed | 67 | ] |
6eb87578 | 68 | |
3643fc3f | 69 | def __init__(self): |
c66baa8c | 70 | self.oldsck = 1 |
a10bfc48 | 71 | self.bitcount = 0 |
4917bb31 | 72 | self.mosidata = 0 |
d6bace96 | 73 | self.misodata = 0 |
6eb87578 | 74 | self.bytesreceived = 0 |
d6bace96 | 75 | self.samplenum = -1 |
01329e88 | 76 | self.cs_was_deasserted_during_data_word = 0 |
6eb87578 | 77 | |
3643fc3f | 78 | def start(self, metadata): |
d6bace96 | 79 | self.out_proto = self.add(srd.OUTPUT_PROTO, 'spi') |
56202222 | 80 | self.out_ann = self.add(srd.OUTPUT_ANN, 'spi') |
3643fc3f | 81 | |
6eb87578 | 82 | def report(self): |
e100d51e | 83 | return 'SPI: %d bytes received' % self.bytesreceived |
6eb87578 | 84 | |
2b9837d9 | 85 | def decode(self, ss, es, data): |
decde15e UH |
86 | # TODO: Either MISO or MOSI could be optional. CS# is optional. |
87 | for (samplenum, (miso, mosi, sck, cs)) in data: | |
6eb87578 | 88 | |
d6bace96 UH |
89 | self.samplenum += 1 # FIXME |
90 | ||
c94c8c91 | 91 | # Ignore sample if the clock pin hasn't changed. |
6eb87578 GM |
92 | if sck == self.oldsck: |
93 | continue | |
c94c8c91 | 94 | |
6eb87578 | 95 | self.oldsck = sck |
c94c8c91 UH |
96 | |
97 | # Sample data on rising/falling clock edge (depends on mode). | |
8a7ce2a3 | 98 | mode = spi_mode[self.options['cpol'], self.options['cpha']] |
c94c8c91 UH |
99 | if mode == 0 and sck == 0: # Sample on rising clock edge |
100 | continue | |
101 | elif mode == 1 and sck == 1: # Sample on falling clock edge | |
102 | continue | |
103 | elif mode == 2 and sck == 1: # Sample on falling clock edge | |
104 | continue | |
105 | elif mode == 3 and sck == 0: # Sample on rising clock edge | |
106 | continue | |
6eb87578 | 107 | |
d6bace96 | 108 | # If this is the first bit, save its sample number. |
a10bfc48 | 109 | if self.bitcount == 0: |
d6bace96 | 110 | self.start_sample = samplenum |
94bbdb9a | 111 | active_low = (self.options['cs_polarity'] == 'active-low') |
8a7ce2a3 | 112 | deasserted = cs if active_low else not cs |
acba4869 | 113 | if deasserted: |
01329e88 | 114 | self.cs_was_deasserted_during_data_word = 1 |
b1bb5eed | 115 | |
fd4aa8aa UH |
116 | ws = self.options['wordsize'] |
117 | ||
1ea831e9 | 118 | # Receive MOSI bit into our shift register. |
94bbdb9a | 119 | if self.options['bitorder'] == 'msb-first': |
fd4aa8aa | 120 | self.mosidata |= mosi << (ws - 1 - self.bitcount) |
1ea831e9 UH |
121 | else: |
122 | self.mosidata |= mosi << self.bitcount | |
123 | ||
124 | # Receive MISO bit into our shift register. | |
94bbdb9a | 125 | if self.options['bitorder'] == 'msb-first': |
fd4aa8aa | 126 | self.misodata |= miso << (ws - 1 - self.bitcount) |
1ea831e9 UH |
127 | else: |
128 | self.misodata |= miso << self.bitcount | |
b1bb5eed | 129 | |
a10bfc48 | 130 | self.bitcount += 1 |
b1bb5eed | 131 | |
fd4aa8aa UH |
132 | # Continue to receive if not enough bits were received, yet. |
133 | if self.bitcount != ws: | |
6eb87578 | 134 | continue |
b1bb5eed | 135 | |
d6bace96 UH |
136 | self.put(self.start_sample, self.samplenum, self.out_proto, |
137 | ['data', self.mosidata, self.misodata]) | |
138 | self.put(self.start_sample, self.samplenum, self.out_ann, | |
139 | [ANN_HEX, ['MOSI: 0x%02x, MISO: 0x%02x' % (self.mosidata, | |
140 | self.misodata)]]) | |
b1bb5eed | 141 | |
01329e88 UH |
142 | if self.cs_was_deasserted_during_data_word: |
143 | self.put(self.start_sample, self.samplenum, self.out_ann, | |
acba4869 UH |
144 | [ANN_HEX, ['WARNING: CS# was deasserted during this ' |
145 | 'SPI data byte!']]) | |
01329e88 | 146 | |
b1bb5eed | 147 | # Reset decoder state. |
4917bb31 | 148 | self.mosidata = 0 |
d6bace96 | 149 | self.misodata = 0 |
a10bfc48 | 150 | self.bitcount = 0 |
b1bb5eed UH |
151 | |
152 | # Keep stats for summary. | |
6eb87578 | 153 | self.bytesreceived += 1 |
ad2dc0de | 154 |