]> sigrok.org Git - libsigrok.git/blame_incremental - src/hardware/rigol-ds/api.c
projects / libsigrok.git / blame_incremental
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (non-incremental) | history | HEAD
output/csv: use intermediate time_t var, silence compiler warning
[libsigrok.git] / src / hardware / rigol-ds / api.c
... / ...
CommitLineData
1/*
2 * This file is part of the libsigrok project.
3 *
4 * Copyright (C) 2012 Martin Ling <martin-git@earth.li>
5 * Copyright (C) 2013 Bert Vermeulen <bert@biot.com>
6 * Copyright (C) 2013 Mathias Grimmberger <mgri@zaphod.sax.de>
7 *
8 * This program is free software: you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation, either version 3 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program. If not, see <http://www.gnu.org/licenses/>.
20 */
21
22#include <config.h>
23#include <fcntl.h>
24#include <unistd.h>
25#include <stdlib.h>
26#include <string.h>
27#include <strings.h>
28#include <math.h>
29#include <glib.h>
30#include <libsigrok/libsigrok.h>
31#include "libsigrok-internal.h"
32#include "scpi.h"
33#include "protocol.h"
34
35static const uint32_t scanopts[] = {
36 SR_CONF_CONN,
37 SR_CONF_SERIALCOMM,
38};
39
40static const uint32_t drvopts[] = {
41 SR_CONF_OSCILLOSCOPE,
42};
43
44static const uint32_t devopts[] = {
45 SR_CONF_LIMIT_FRAMES | SR_CONF_SET,
46 SR_CONF_SAMPLERATE | SR_CONF_GET,
47 SR_CONF_TIMEBASE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
48 SR_CONF_NUM_HDIV | SR_CONF_GET,
49 SR_CONF_HORIZ_TRIGGERPOS | SR_CONF_SET,
50 SR_CONF_TRIGGER_SOURCE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
51 SR_CONF_TRIGGER_SLOPE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
52 SR_CONF_TRIGGER_LEVEL | SR_CONF_GET | SR_CONF_SET,
53 SR_CONF_DATA_SOURCE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
54};
55
56static const uint32_t devopts_cg_analog[] = {
57 SR_CONF_NUM_VDIV | SR_CONF_GET,
58 SR_CONF_VDIV | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
59 SR_CONF_COUPLING | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
60 SR_CONF_PROBE_FACTOR | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
61};
62
63static const uint64_t timebases[][2] = {
64 /* nanoseconds */
65 { 1, 1000000000 },
66 { 2, 1000000000 },
67 { 5, 1000000000 },
68 { 10, 1000000000 },
69 { 20, 1000000000 },
70 { 50, 1000000000 },
71 { 100, 1000000000 },
72 { 500, 1000000000 },
73 /* microseconds */
74 { 1, 1000000 },
75 { 2, 1000000 },
76 { 5, 1000000 },
77 { 10, 1000000 },
78 { 20, 1000000 },
79 { 50, 1000000 },
80 { 100, 1000000 },
81 { 200, 1000000 },
82 { 500, 1000000 },
83 /* milliseconds */
84 { 1, 1000 },
85 { 2, 1000 },
86 { 5, 1000 },
87 { 10, 1000 },
88 { 20, 1000 },
89 { 50, 1000 },
90 { 100, 1000 },
91 { 200, 1000 },
92 { 500, 1000 },
93 /* seconds */
94 { 1, 1 },
95 { 2, 1 },
96 { 5, 1 },
97 { 10, 1 },
98 { 20, 1 },
99 { 50, 1 },
100 { 100, 1 },
101 { 200, 1 },
102 { 500, 1 },
103 { 1000, 1 },
104};
105
106static const uint64_t vdivs[][2] = {
107 /* microvolts */
108 { 500, 1000000 },
109 /* millivolts */
110 { 1, 1000 },
111 { 2, 1000 },
112 { 5, 1000 },
113 { 10, 1000 },
114 { 20, 1000 },
115 { 50, 1000 },
116 { 100, 1000 },
117 { 200, 1000 },
118 { 500, 1000 },
119 /* volts */
120 { 1, 1 },
121 { 2, 1 },
122 { 5, 1 },
123 { 10, 1 },
124 { 20, 1 },
125 { 50, 1 },
126 { 100, 1 },
127};
128
129static const char *trigger_sources_2_chans[] = {
130 "CH1", "CH2",
131 "EXT", "AC Line",
132 "D0", "D1", "D2", "D3", "D4", "D5", "D6", "D7",
133 "D8", "D9", "D10", "D11", "D12", "D13", "D14", "D15",
134};
135
136static const char *trigger_sources_4_chans[] = {
137 "CH1", "CH2", "CH3", "CH4",
138 "EXT", "AC Line",
139 "D0", "D1", "D2", "D3", "D4", "D5", "D6", "D7",
140 "D8", "D9", "D10", "D11", "D12", "D13", "D14", "D15",
141};
142
143static const char *trigger_slopes[] = {
144 "r", "f",
145};
146
147static const char *coupling[] = {
148 "AC", "DC", "GND",
149};
150
151static const uint64_t probe_factor[] = {
152 1, 2, 5, 10, 20, 50, 100, 200, 500, 1000,
153};
154
155/* Do not change the order of entries */
156static const char *data_sources[] = {
157 "Live",
158 "Memory",
159 "Segmented",
160};
161
162static const struct rigol_ds_command std_cmd[] = {
163 { CMD_GET_HORIZ_TRIGGERPOS, ":TIM:OFFS?" },
164 { CMD_SET_HORIZ_TRIGGERPOS, ":TIM:OFFS %s" },
165};
166
167static const struct rigol_ds_command mso7000a_cmd[] = {
168 { CMD_GET_HORIZ_TRIGGERPOS, ":TIM:POS?" },
169 { CMD_SET_HORIZ_TRIGGERPOS, ":TIM:POS %s" },
170};
171
172enum vendor {
173 RIGOL,
174 AGILENT,
175};
176
177enum series {
178 VS5000,
179 DS1000,
180 DS2000,
181 DS2000A,
182 DSO1000,
183 DSO1000B,
184 DS1000Z,
185 DS4000,
186 MSO5000,
187 MSO7000A,
188};
189
190/* short name, full name */
191static const struct rigol_ds_vendor supported_vendors[] = {
192 [RIGOL] = {"Rigol", "Rigol Technologies"},
193 [AGILENT] = {"Agilent", "Agilent Technologies"},
194};
195
196#define VENDOR(x) &supported_vendors[x]
197/* vendor, series/name, protocol, data format, max timebase, min vdiv,
198 * number of horizontal divs, live waveform samples, memory buffer samples */
199static const struct rigol_ds_series supported_series[] = {
200 [VS5000] = {VENDOR(RIGOL), "VS5000", PROTOCOL_V1, FORMAT_RAW,
201 {50, 1}, {2, 1000}, 14, 2048, 0},
202 [DS1000] = {VENDOR(RIGOL), "DS1000", PROTOCOL_V2, FORMAT_IEEE488_2,
203 {50, 1}, {2, 1000}, 12, 600, 1048576},
204 [DS2000] = {VENDOR(RIGOL), "DS2000", PROTOCOL_V3, FORMAT_IEEE488_2,
205 {500, 1}, {500, 1000000}, 14, 1400, 14000},
206 [DS2000A] = {VENDOR(RIGOL), "DS2000A", PROTOCOL_V3, FORMAT_IEEE488_2,
207 {1000, 1}, {500, 1000000}, 14, 1400, 14000},
208 [DSO1000] = {VENDOR(AGILENT), "DSO1000", PROTOCOL_V3, FORMAT_IEEE488_2,
209 {50, 1}, {2, 1000}, 12, 600, 20480},
210 [DSO1000B] = {VENDOR(AGILENT), "DSO1000", PROTOCOL_V3, FORMAT_IEEE488_2,
211 {50, 1}, {2, 1000}, 12, 600, 20480},
212 [DS1000Z] = {VENDOR(RIGOL), "DS1000Z", PROTOCOL_V4, FORMAT_IEEE488_2,
213 {50, 1}, {1, 1000}, 12, 1200, 12000000},
214 [DS4000] = {VENDOR(RIGOL), "DS4000", PROTOCOL_V4, FORMAT_IEEE488_2,
215 {1000, 1}, {1, 1000}, 14, 1400, 0},
216 [MSO5000] = {VENDOR(RIGOL), "MSO5000", PROTOCOL_V5, FORMAT_IEEE488_2,
217 {1000, 1}, {500, 1000000}, 10, 1000, 0},
218 [MSO7000A] = {VENDOR(AGILENT), "MSO7000A", PROTOCOL_V4, FORMAT_IEEE488_2,
219 {50, 1}, {2, 1000}, 10, 1000, 8000000},
220};
221
222#define SERIES(x) &supported_series[x]
223/*
224 * Use a macro to select the correct list of trigger sources and its length
225 * based on the number of analog channels and presence of digital channels.
226 */
227#define CH_INFO(num, digital) \
228 num, digital, trigger_sources_##num##_chans, \
229 digital ? ARRAY_SIZE(trigger_sources_##num##_chans) : (num + 2)
230/* series, model, min timebase, analog channels, digital */
231static const struct rigol_ds_model supported_models[] = {
232 {SERIES(VS5000), "VS5022", {20, 1000000000}, CH_INFO(2, false), std_cmd},
233 {SERIES(VS5000), "VS5042", {10, 1000000000}, CH_INFO(2, false), std_cmd},
234 {SERIES(VS5000), "VS5062", {5, 1000000000}, CH_INFO(2, false), std_cmd},
235 {SERIES(VS5000), "VS5102", {2, 1000000000}, CH_INFO(2, false), std_cmd},
236 {SERIES(VS5000), "VS5202", {2, 1000000000}, CH_INFO(2, false), std_cmd},
237 {SERIES(VS5000), "VS5022D", {20, 1000000000}, CH_INFO(2, true), std_cmd},
238 {SERIES(VS5000), "VS5042D", {10, 1000000000}, CH_INFO(2, true), std_cmd},
239 {SERIES(VS5000), "VS5062D", {5, 1000000000}, CH_INFO(2, true), std_cmd},
240 {SERIES(VS5000), "VS5102D", {2, 1000000000}, CH_INFO(2, true), std_cmd},
241 {SERIES(VS5000), "VS5202D", {2, 1000000000}, CH_INFO(2, true), std_cmd},
242 {SERIES(DS1000), "DS1052E", {5, 1000000000}, CH_INFO(2, false), std_cmd},
243 {SERIES(DS1000), "DS1102E", {2, 1000000000}, CH_INFO(2, false), std_cmd},
244 {SERIES(DS1000), "DS1152E", {2, 1000000000}, CH_INFO(2, false), std_cmd},
245 {SERIES(DS1000), "DS1152E-EDU", {2, 1000000000}, CH_INFO(2, false), std_cmd},
246 {SERIES(DS1000), "DS1052D", {5, 1000000000}, CH_INFO(2, true), std_cmd},
247 {SERIES(DS1000), "DS1102D", {2, 1000000000}, CH_INFO(2, true), std_cmd},
248 {SERIES(DS1000), "DS1152D", {2, 1000000000}, CH_INFO(2, true), std_cmd},
249 {SERIES(DS2000), "DS2072", {5, 1000000000}, CH_INFO(2, false), std_cmd},
250 {SERIES(DS2000), "DS2102", {5, 1000000000}, CH_INFO(2, false), std_cmd},
251 {SERIES(DS2000), "DS2202", {2, 1000000000}, CH_INFO(2, false), std_cmd},
252 {SERIES(DS2000), "DS2302", {1, 1000000000}, CH_INFO(2, false), std_cmd},
253 {SERIES(DS2000A), "DS2072A", {5, 1000000000}, CH_INFO(2, false), std_cmd},
254 {SERIES(DS2000A), "DS2102A", {5, 1000000000}, CH_INFO(2, false), std_cmd},
255 {SERIES(DS2000A), "DS2202A", {2, 1000000000}, CH_INFO(2, false), std_cmd},
256 {SERIES(DS2000A), "DS2302A", {1, 1000000000}, CH_INFO(2, false), std_cmd},
257 {SERIES(DS2000A), "MSO2072A", {5, 1000000000}, CH_INFO(2, true), std_cmd},
258 {SERIES(DS2000A), "MSO2102A", {5, 1000000000}, CH_INFO(2, true), std_cmd},
259 {SERIES(DS2000A), "MSO2202A", {2, 1000000000}, CH_INFO(2, true), std_cmd},
260 {SERIES(DS2000A), "MSO2302A", {1, 1000000000}, CH_INFO(2, true), std_cmd},
261 {SERIES(DSO1000), "DSO1002A", {5, 1000000000}, CH_INFO(2, false), std_cmd},
262 {SERIES(DSO1000), "DSO1004A", {5, 1000000000}, CH_INFO(4, false), std_cmd},
263 {SERIES(DSO1000), "DSO1012A", {2, 1000000000}, CH_INFO(2, false), std_cmd},
264 {SERIES(DSO1000), "DSO1014A", {2, 1000000000}, CH_INFO(4, false), std_cmd},
265 {SERIES(DSO1000), "DSO1022A", {2, 1000000000}, CH_INFO(2, false), std_cmd},
266 {SERIES(DSO1000), "DSO1024A", {2, 1000000000}, CH_INFO(4, false), std_cmd},
267 {SERIES(DSO1000B), "DSO1052B", {2, 1000000000}, CH_INFO(2, false), std_cmd},
268 {SERIES(DSO1000B), "DSO1072B", {2, 1000000000}, CH_INFO(2, false), std_cmd},
269 {SERIES(DSO1000B), "DSO1102B", {2, 1000000000}, CH_INFO(2, false), std_cmd},
270 {SERIES(DSO1000B), "DSO1152B", {2, 1000000000}, CH_INFO(2, false), std_cmd},
271 {SERIES(DS1000Z), "DS1054Z", {5, 1000000000}, CH_INFO(4, false), std_cmd},
272 {SERIES(DS1000Z), "DS1074Z", {5, 1000000000}, CH_INFO(4, false), std_cmd},
273 {SERIES(DS1000Z), "DS1104Z", {5, 1000000000}, CH_INFO(4, false), std_cmd},
274 {SERIES(DS1000Z), "DS1074Z-S", {5, 1000000000}, CH_INFO(4, false), std_cmd},
275 {SERIES(DS1000Z), "DS1104Z-S", {5, 1000000000}, CH_INFO(4, false), std_cmd},
276 {SERIES(DS1000Z), "DS1074Z Plus", {5, 1000000000}, CH_INFO(4, false), std_cmd},
277 {SERIES(DS1000Z), "DS1104Z Plus", {5, 1000000000}, CH_INFO(4, false), std_cmd},
278 {SERIES(DS1000Z), "DS1202Z-E", {2, 1000000000}, CH_INFO(2, false), std_cmd},
279 {SERIES(DS1000Z), "MSO1074Z", {5, 1000000000}, CH_INFO(4, true), std_cmd},
280 {SERIES(DS1000Z), "MSO1104Z", {5, 1000000000}, CH_INFO(4, true), std_cmd},
281 {SERIES(DS1000Z), "MSO1074Z-S", {5, 1000000000}, CH_INFO(4, true), std_cmd},
282 {SERIES(DS1000Z), "MSO1104Z-S", {5, 1000000000}, CH_INFO(4, true), std_cmd},
283 {SERIES(DS4000), "DS4024", {1, 1000000000}, CH_INFO(4, false), std_cmd},
284 {SERIES(MSO5000), "MSO5072", {1, 1000000000}, CH_INFO(2, true), std_cmd},
285 {SERIES(MSO5000), "MSO5074", {1, 1000000000}, CH_INFO(4, true), std_cmd},
286 {SERIES(MSO5000), "MSO5102", {1, 1000000000}, CH_INFO(2, true), std_cmd},
287 {SERIES(MSO5000), "MSO5104", {1, 1000000000}, CH_INFO(4, true), std_cmd},
288 {SERIES(MSO5000), "MSO5204", {1, 1000000000}, CH_INFO(4, true), std_cmd},
289 {SERIES(MSO5000), "MSO5354", {1, 1000000000}, CH_INFO(4, true), std_cmd},
290 /* TODO: Digital channels are not yet supported on MSO7000A. */
291 {SERIES(MSO7000A), "MSO7034A", {2, 1000000000}, CH_INFO(4, false), mso7000a_cmd},
292};
293
294static struct sr_dev_driver rigol_ds_driver_info;
295
296static int analog_frame_size(const struct sr_dev_inst *);
297
298static void clear_helper(struct dev_context *devc)
299{
300 unsigned int i;
301
302 g_free(devc->data);
303 g_free(devc->buffer);
304 for (i = 0; i < ARRAY_SIZE(devc->coupling); i++)
305 g_free(devc->coupling[i]);
306 g_free(devc->trigger_source);
307 g_free(devc->trigger_slope);
308 g_free(devc->analog_groups);
309}
310
311static int dev_clear(const struct sr_dev_driver *di)
312{
313 return std_dev_clear_with_callback(di, (std_dev_clear_callback)clear_helper);
314}
315
316static struct sr_dev_inst *probe_device(struct sr_scpi_dev_inst *scpi)
317{
318 struct dev_context *devc;
319 struct sr_dev_inst *sdi;
320 struct sr_scpi_hw_info *hw_info;
321 struct sr_channel *ch;
322 long n[3];
323 unsigned int i;
324 const struct rigol_ds_model *model = NULL;
325 gchar *channel_name, **version;
326
327 if (sr_scpi_get_hw_id(scpi, &hw_info) != SR_OK) {
328 sr_info("Couldn't get IDN response, retrying.");
329 sr_scpi_close(scpi);
330 sr_scpi_open(scpi);
331 if (sr_scpi_get_hw_id(scpi, &hw_info) != SR_OK) {
332 sr_info("Couldn't get IDN response.");
333 return NULL;
334 }
335 }
336
337 for (i = 0; i < ARRAY_SIZE(supported_models); i++) {
338 if (!g_ascii_strcasecmp(hw_info->manufacturer,
339 supported_models[i].series->vendor->full_name) &&
340 !strcmp(hw_info->model, supported_models[i].name)) {
341 model = &supported_models[i];
342 break;
343 }
344 }
345
346 if (!model) {
347 sr_scpi_hw_info_free(hw_info);
348 return NULL;
349 }
350
351 sdi = g_malloc0(sizeof(struct sr_dev_inst));
352 sdi->vendor = g_strdup(model->series->vendor->name);
353 sdi->model = g_strdup(model->name);
354 sdi->version = g_strdup(hw_info->firmware_version);
355 sdi->conn = scpi;
356 sdi->driver = &rigol_ds_driver_info;
357 sdi->inst_type = SR_INST_SCPI;
358 sdi->serial_num = g_strdup(hw_info->serial_number);
359 devc = g_malloc0(sizeof(struct dev_context));
360 devc->limit_frames = 0;
361 devc->model = model;
362 devc->format = model->series->format;
363
364 /* DS1000 models with firmware before 0.2.4 used the old data format. */
365 if (model->series == SERIES(DS1000)) {
366 version = g_strsplit(hw_info->firmware_version, ".", 0);
367 do {
368 if (!version[0] || !version[1] || !version[2])
369 break;
370 if (version[0][0] == 0 || version[1][0] == 0 || version[2][0] == 0)
371 break;
372 for (i = 0; i < 3; i++) {
373 if (sr_atol(version[i], &n[i]) != SR_OK)
374 break;
375 }
376 if (i != 3)
377 break;
378 scpi->firmware_version = n[0] * 100 + n[1] * 10 + n[2];
379 if (scpi->firmware_version < 24) {
380 sr_dbg("Found DS1000 firmware < 0.2.4, using raw data format.");
381 devc->format = FORMAT_RAW;
382 }
383 break;
384 } while (0);
385 g_strfreev(version);
386 }
387
388 sr_scpi_hw_info_free(hw_info);
389
390 devc->analog_groups = g_malloc0(sizeof(struct sr_channel_group*) *
391 model->analog_channels);
392
393 for (i = 0; i < model->analog_channels; i++) {
394 channel_name = g_strdup_printf("CH%d", i + 1);
395 ch = sr_channel_new(sdi, i, SR_CHANNEL_ANALOG, TRUE, channel_name);
396
397 devc->analog_groups[i] = g_malloc0(sizeof(struct sr_channel_group));
398
399 devc->analog_groups[i]->name = channel_name;
400 devc->analog_groups[i]->channels = g_slist_append(NULL, ch);
401 sdi->channel_groups = g_slist_append(sdi->channel_groups,
402 devc->analog_groups[i]);
403 }
404
405 if (devc->model->has_digital) {
406 devc->digital_group = g_malloc0(sizeof(struct sr_channel_group));
407
408 for (i = 0; i < ARRAY_SIZE(devc->digital_channels); i++) {
409 channel_name = g_strdup_printf("D%d", i);
410 ch = sr_channel_new(sdi, i, SR_CHANNEL_LOGIC, TRUE, channel_name);
411 g_free(channel_name);
412 devc->digital_group->channels = g_slist_append(
413 devc->digital_group->channels, ch);
414 }
415 devc->digital_group->name = g_strdup("LA");
416 sdi->channel_groups = g_slist_append(sdi->channel_groups,
417 devc->digital_group);
418 }
419
420 for (i = 0; i < ARRAY_SIZE(timebases); i++) {
421 if (!memcmp(&devc->model->min_timebase, &timebases[i], sizeof(uint64_t[2])))
422 devc->timebases = &timebases[i];
423 if (!memcmp(&devc->model->series->max_timebase, &timebases[i], sizeof(uint64_t[2])))
424 devc->num_timebases = &timebases[i] - devc->timebases + 1;
425 }
426
427 for (i = 0; i < ARRAY_SIZE(vdivs); i++) {
428 if (!memcmp(&devc->model->series->min_vdiv,
429 &vdivs[i], sizeof(uint64_t[2]))) {
430 devc->vdivs = &vdivs[i];
431 devc->num_vdivs = ARRAY_SIZE(vdivs) - i;
432 }
433 }
434
435 devc->buffer = g_malloc(ACQ_BUFFER_SIZE);
436 devc->data = g_malloc(ACQ_BUFFER_SIZE * sizeof(float));
437
438 devc->data_source = DATA_SOURCE_LIVE;
439
440 sdi->priv = devc;
441
442 return sdi;
443}
444
445static GSList *scan(struct sr_dev_driver *di, GSList *options)
446{
447 return sr_scpi_scan(di->context, options, probe_device);
448}
449
450static int dev_open(struct sr_dev_inst *sdi)
451{
452 int ret;
453 struct sr_scpi_dev_inst *scpi = sdi->conn;
454
455 if ((ret = sr_scpi_open(scpi)) < 0) {
456 sr_err("Failed to open SCPI device: %s.", sr_strerror(ret));
457 return SR_ERR;
458 }
459
460 if ((ret = rigol_ds_get_dev_cfg(sdi)) < 0) {
461 sr_err("Failed to get device config: %s.", sr_strerror(ret));
462 return SR_ERR;
463 }
464
465 return SR_OK;
466}
467
468static int dev_close(struct sr_dev_inst *sdi)
469{
470 struct sr_scpi_dev_inst *scpi;
471 struct dev_context *devc;
472
473 scpi = sdi->conn;
474 devc = sdi->priv;
475
476 if (!scpi)
477 return SR_ERR_BUG;
478
479 if (devc->model->series->protocol == PROTOCOL_V2)
480 rigol_ds_config_set(sdi, ":KEY:LOCK DISABLE");
481
482 return sr_scpi_close(scpi);
483}
484
485static int analog_frame_size(const struct sr_dev_inst *sdi)
486{
487 struct dev_context *devc = sdi->priv;
488 struct sr_channel *ch;
489 int analog_channels = 0;
490 GSList *l;
491
492 for (l = sdi->channels; l; l = l->next) {
493 ch = l->data;
494 if (ch->type == SR_CHANNEL_ANALOG && ch->enabled)
495 analog_channels++;
496 }
497
498 if (analog_channels == 0)
499 return 0;
500
501 switch (devc->data_source) {
502 case DATA_SOURCE_LIVE:
503 return devc->model->series->live_samples;
504 case DATA_SOURCE_MEMORY:
505 case DATA_SOURCE_SEGMENTED:
506 return devc->model->series->buffer_samples / analog_channels;
507 default:
508 return 0;
509 }
510}
511
512static int digital_frame_size(const struct sr_dev_inst *sdi)
513{
514 struct dev_context *devc = sdi->priv;
515
516 switch (devc->data_source) {
517 case DATA_SOURCE_LIVE:
518 return devc->model->series->live_samples * 2;
519 case DATA_SOURCE_MEMORY:
520 case DATA_SOURCE_SEGMENTED:
521 return devc->model->series->buffer_samples * 2;
522 default:
523 return 0;
524 }
525}
526
527static int config_get(uint32_t key, GVariant **data,
528 const struct sr_dev_inst *sdi, const struct sr_channel_group *cg)
529{
530 struct dev_context *devc;
531 struct sr_channel *ch;
532 const char *tmp_str;
533 int analog_channel = -1;
534 float smallest_diff = INFINITY;
535 int idx = -1;
536 unsigned i;
537
538 if (!sdi)
539 return SR_ERR_ARG;
540
541 devc = sdi->priv;
542
543 /* If a channel group is specified, it must be a valid one. */
544 if (cg && !g_slist_find(sdi->channel_groups, cg)) {
545 sr_err("Invalid channel group specified.");
546 return SR_ERR;
547 }
548
549 if (cg) {
550 ch = g_slist_nth_data(cg->channels, 0);
551 if (!ch)
552 return SR_ERR;
553 if (ch->type == SR_CHANNEL_ANALOG) {
554 if (ch->name[2] < '1' || ch->name[2] > '4')
555 return SR_ERR;
556 analog_channel = ch->name[2] - '1';
557 }
558 }
559
560 switch (key) {
561 case SR_CONF_NUM_HDIV:
562 *data = g_variant_new_int32(devc->model->series->num_horizontal_divs);
563 break;
564 case SR_CONF_NUM_VDIV:
565 *data = g_variant_new_int32(devc->num_vdivs);
566 break;
567 case SR_CONF_DATA_SOURCE:
568 if (devc->data_source == DATA_SOURCE_LIVE)
569 *data = g_variant_new_string("Live");
570 else if (devc->data_source == DATA_SOURCE_MEMORY)
571 *data = g_variant_new_string("Memory");
572 else
573 *data = g_variant_new_string("Segmented");
574 break;
575 case SR_CONF_SAMPLERATE:
576 *data = g_variant_new_uint64(devc->sample_rate);
577 break;
578 case SR_CONF_TRIGGER_SOURCE:
579 if (!strcmp(devc->trigger_source, "ACL"))
580 tmp_str = "AC Line";
581 else if (!strcmp(devc->trigger_source, "CHAN1"))
582 tmp_str = "CH1";
583 else if (!strcmp(devc->trigger_source, "CHAN2"))
584 tmp_str = "CH2";
585 else if (!strcmp(devc->trigger_source, "CHAN3"))
586 tmp_str = "CH3";
587 else if (!strcmp(devc->trigger_source, "CHAN4"))
588 tmp_str = "CH4";
589 else
590 tmp_str = devc->trigger_source;
591 *data = g_variant_new_string(tmp_str);
592 break;
593 case SR_CONF_TRIGGER_SLOPE:
594 if (!strncmp(devc->trigger_slope, "POS", 3)) {
595 tmp_str = "r";
596 } else if (!strncmp(devc->trigger_slope, "NEG", 3)) {
597 tmp_str = "f";
598 } else {
599 sr_dbg("Unknown trigger slope: '%s'.", devc->trigger_slope);
600 return SR_ERR_NA;
601 }
602 *data = g_variant_new_string(tmp_str);
603 break;
604 case SR_CONF_TRIGGER_LEVEL:
605 *data = g_variant_new_double(devc->trigger_level);
606 break;
607 case SR_CONF_TIMEBASE:
608 for (i = 0; i < devc->num_timebases; i++) {
609 float tb = (float)devc->timebases[i][0] / devc->timebases[i][1];
610 float diff = fabs(devc->timebase - tb);
611 if (diff < smallest_diff) {
612 smallest_diff = diff;
613 idx = i;
614 }
615 }
616 if (idx < 0) {
617 sr_dbg("Negative timebase index: %d.", idx);
618 return SR_ERR_NA;
619 }
620 *data = g_variant_new("(tt)", devc->timebases[idx][0],
621 devc->timebases[idx][1]);
622 break;
623 case SR_CONF_VDIV:
624 if (analog_channel < 0) {
625 sr_dbg("Negative analog channel: %d.", analog_channel);
626 return SR_ERR_NA;
627 }
628 for (i = 0; i < ARRAY_SIZE(vdivs); i++) {
629 float vdiv = (float)vdivs[i][0] / vdivs[i][1];
630 float diff = fabs(devc->vdiv[analog_channel] - vdiv);
631 if (diff < smallest_diff) {
632 smallest_diff = diff;
633 idx = i;
634 }
635 }
636 if (idx < 0) {
637 sr_dbg("Negative vdiv index: %d.", idx);
638 return SR_ERR_NA;
639 }
640 *data = g_variant_new("(tt)", vdivs[idx][0], vdivs[idx][1]);
641 break;
642 case SR_CONF_COUPLING:
643 if (analog_channel < 0) {
644 sr_dbg("Negative analog channel: %d.", analog_channel);
645 return SR_ERR_NA;
646 }
647 *data = g_variant_new_string(devc->coupling[analog_channel]);
648 break;
649 case SR_CONF_PROBE_FACTOR:
650 if (analog_channel < 0) {
651 sr_dbg("Negative analog channel: %d.", analog_channel);
652 return SR_ERR_NA;
653 }
654 *data = g_variant_new_uint64(devc->attenuation[analog_channel]);
655 break;
656 default:
657 return SR_ERR_NA;
658 }
659
660 return SR_OK;
661}
662
663static int config_set(uint32_t key, GVariant *data,
664 const struct sr_dev_inst *sdi, const struct sr_channel_group *cg)
665{
666 struct dev_context *devc;
667 uint64_t p;
668 double t_dbl;
669 int ret, idx, i;
670 const char *tmp_str;
671 char buffer[16];
672
673 devc = sdi->priv;
674
675 /* If a channel group is specified, it must be a valid one. */
676 if (cg && !g_slist_find(sdi->channel_groups, cg)) {
677 sr_err("Invalid channel group specified.");
678 return SR_ERR;
679 }
680
681 switch (key) {
682 case SR_CONF_LIMIT_FRAMES:
683 devc->limit_frames = g_variant_get_uint64(data);
684 break;
685 case SR_CONF_TRIGGER_SLOPE:
686 if ((idx = std_str_idx(data, ARRAY_AND_SIZE(trigger_slopes))) < 0)
687 return SR_ERR_ARG;
688 g_free(devc->trigger_slope);
689 devc->trigger_slope = g_strdup((trigger_slopes[idx][0] == 'r') ? "POS" : "NEG");
690 return rigol_ds_config_set(sdi, ":TRIG:EDGE:SLOP %s", devc->trigger_slope);
691 case SR_CONF_HORIZ_TRIGGERPOS:
692 t_dbl = g_variant_get_double(data);
693 if (t_dbl < 0.0 || t_dbl > 1.0) {
694 sr_err("Invalid horiz. trigger position: %g.", t_dbl);
695 return SR_ERR;
696 }
697 devc->horiz_triggerpos = t_dbl;
698 /* We have the trigger offset as a percentage of the frame, but
699 * need to express this in seconds. */
700 t_dbl = -(devc->horiz_triggerpos - 0.5) * devc->timebase * devc->num_timebases;
701 g_ascii_formatd(buffer, sizeof(buffer), "%.6f", t_dbl);
702 return rigol_ds_config_set(sdi,
703 devc->model->cmds[CMD_SET_HORIZ_TRIGGERPOS].str, buffer);
704 case SR_CONF_TRIGGER_LEVEL:
705 t_dbl = g_variant_get_double(data);
706 g_ascii_formatd(buffer, sizeof(buffer), "%.3f", t_dbl);
707 ret = rigol_ds_config_set(sdi, ":TRIG:EDGE:LEV %s", buffer);
708 if (ret == SR_OK)
709 devc->trigger_level = t_dbl;
710 return ret;
711 case SR_CONF_TIMEBASE:
712 if ((idx = std_u64_tuple_idx(data, devc->timebases, devc->num_timebases)) < 0)
713 return SR_ERR_ARG;
714 devc->timebase = (float)devc->timebases[idx][0] / devc->timebases[idx][1];
715 g_ascii_formatd(buffer, sizeof(buffer), "%.9f",
716 devc->timebase);
717 return rigol_ds_config_set(sdi, ":TIM:SCAL %s", buffer);
718 case SR_CONF_TRIGGER_SOURCE:
719 if ((idx = std_str_idx(data, devc->model->trigger_sources, devc->model->num_trigger_sources)) < 0)
720 return SR_ERR_ARG;
721 g_free(devc->trigger_source);
722 devc->trigger_source = g_strdup(devc->model->trigger_sources[idx]);
723 if (!strcmp(devc->trigger_source, "AC Line"))
724 tmp_str = "ACL";
725 else if (!strcmp(devc->trigger_source, "CH1"))
726 tmp_str = "CHAN1";
727 else if (!strcmp(devc->trigger_source, "CH2"))
728 tmp_str = "CHAN2";
729 else if (!strcmp(devc->trigger_source, "CH3"))
730 tmp_str = "CHAN3";
731 else if (!strcmp(devc->trigger_source, "CH4"))
732 tmp_str = "CHAN4";
733 else
734 tmp_str = (char *)devc->trigger_source;
735 return rigol_ds_config_set(sdi, ":TRIG:EDGE:SOUR %s", tmp_str);
736 case SR_CONF_VDIV:
737 if (!cg)
738 return SR_ERR_CHANNEL_GROUP;
739 if ((i = std_cg_idx(cg, devc->analog_groups, devc->model->analog_channels)) < 0)
740 return SR_ERR_ARG;
741 if ((idx = std_u64_tuple_idx(data, ARRAY_AND_SIZE(vdivs))) < 0)
742 return SR_ERR_ARG;
743 devc->vdiv[i] = (float)vdivs[idx][0] / vdivs[idx][1];
744 g_ascii_formatd(buffer, sizeof(buffer), "%.3f", devc->vdiv[i]);
745 return rigol_ds_config_set(sdi, ":CHAN%d:SCAL %s", i + 1, buffer);
746 case SR_CONF_COUPLING:
747 if (!cg)
748 return SR_ERR_CHANNEL_GROUP;
749 if ((i = std_cg_idx(cg, devc->analog_groups, devc->model->analog_channels)) < 0)
750 return SR_ERR_ARG;
751 if ((idx = std_str_idx(data, ARRAY_AND_SIZE(coupling))) < 0)
752 return SR_ERR_ARG;
753 g_free(devc->coupling[i]);
754 devc->coupling[i] = g_strdup(coupling[idx]);
755 return rigol_ds_config_set(sdi, ":CHAN%d:COUP %s", i + 1, devc->coupling[i]);
756 case SR_CONF_PROBE_FACTOR:
757 if (!cg)
758 return SR_ERR_CHANNEL_GROUP;
759 if ((i = std_cg_idx(cg, devc->analog_groups, devc->model->analog_channels)) < 0)
760 return SR_ERR_ARG;
761 if ((idx = std_u64_idx(data, ARRAY_AND_SIZE(probe_factor))) < 0)
762 return SR_ERR_ARG;
763 p = g_variant_get_uint64(data);
764 devc->attenuation[i] = probe_factor[idx];
765 ret = rigol_ds_config_set(sdi, ":CHAN%d:PROB %"PRIu64, i + 1, p);
766 if (ret == SR_OK)
767 rigol_ds_get_dev_cfg_vertical(sdi);
768 return ret;
769 case SR_CONF_DATA_SOURCE:
770 tmp_str = g_variant_get_string(data, NULL);
771 if (!strcmp(tmp_str, "Live"))
772 devc->data_source = DATA_SOURCE_LIVE;
773 else if (devc->model->series->protocol >= PROTOCOL_V2
774 && !strcmp(tmp_str, "Memory"))
775 devc->data_source = DATA_SOURCE_MEMORY;
776 else if (devc->model->series->protocol >= PROTOCOL_V3
777 && !strcmp(tmp_str, "Segmented"))
778 devc->data_source = DATA_SOURCE_SEGMENTED;
779 else {
780 sr_err("Unknown data source: '%s'.", tmp_str);
781 return SR_ERR;
782 }
783 break;
784 default:
785 return SR_ERR_NA;
786 }
787
788 return SR_OK;
789}
790
791static int config_list(uint32_t key, GVariant **data,
792 const struct sr_dev_inst *sdi, const struct sr_channel_group *cg)
793{
794 struct dev_context *devc;
795
796 devc = (sdi) ? sdi->priv : NULL;
797
798 switch (key) {
799 case SR_CONF_SCAN_OPTIONS:
800 case SR_CONF_DEVICE_OPTIONS:
801 if (!cg)
802 return STD_CONFIG_LIST(key, data, sdi, cg, scanopts, drvopts, devopts);
803 if (!devc)
804 return SR_ERR_ARG;
805 if (cg == devc->digital_group) {
806 *data = std_gvar_array_u32(NULL, 0);
807 return SR_OK;
808 } else {
809 if (std_cg_idx(cg, devc->analog_groups, devc->model->analog_channels) < 0)
810 return SR_ERR_ARG;
811 *data = std_gvar_array_u32(ARRAY_AND_SIZE(devopts_cg_analog));
812 return SR_OK;
813 }
814 break;
815 case SR_CONF_COUPLING:
816 if (!cg)
817 return SR_ERR_CHANNEL_GROUP;
818 *data = g_variant_new_strv(ARRAY_AND_SIZE(coupling));
819 break;
820 case SR_CONF_PROBE_FACTOR:
821 if (!cg)
822 return SR_ERR_CHANNEL_GROUP;
823 *data = std_gvar_array_u64(ARRAY_AND_SIZE(probe_factor));
824 break;
825 case SR_CONF_VDIV:
826 if (!devc)
827 /* Can't know this until we have the exact model. */
828 return SR_ERR_ARG;
829 if (!cg)
830 return SR_ERR_CHANNEL_GROUP;
831 *data = std_gvar_tuple_array(devc->vdivs, devc->num_vdivs);
832 break;
833 case SR_CONF_TIMEBASE:
834 if (!devc)
835 /* Can't know this until we have the exact model. */
836 return SR_ERR_ARG;
837 if (devc->num_timebases <= 0)
838 return SR_ERR_NA;
839 *data = std_gvar_tuple_array(devc->timebases, devc->num_timebases);
840 break;
841 case SR_CONF_TRIGGER_SOURCE:
842 if (!devc)
843 /* Can't know this until we have the exact model. */
844 return SR_ERR_ARG;
845 *data = g_variant_new_strv(devc->model->trigger_sources, devc->model->num_trigger_sources);
846 break;
847 case SR_CONF_TRIGGER_SLOPE:
848 *data = g_variant_new_strv(ARRAY_AND_SIZE(trigger_slopes));
849 break;
850 case SR_CONF_DATA_SOURCE:
851 if (!devc)
852 /* Can't know this until we have the exact model. */
853 return SR_ERR_ARG;
854 switch (devc->model->series->protocol) {
855 case PROTOCOL_V1:
856 *data = g_variant_new_strv(data_sources, ARRAY_SIZE(data_sources) - 2);
857 break;
858 case PROTOCOL_V2:
859 *data = g_variant_new_strv(data_sources, ARRAY_SIZE(data_sources) - 1);
860 break;
861 default:
862 *data = g_variant_new_strv(ARRAY_AND_SIZE(data_sources));
863 break;
864 }
865 break;
866 default:
867 return SR_ERR_NA;
868 }
869
870 return SR_OK;
871}
872
873static int dev_acquisition_start(const struct sr_dev_inst *sdi)
874{
875 struct sr_scpi_dev_inst *scpi;
876 struct dev_context *devc;
877 struct sr_channel *ch;
878 gboolean some_digital;
879 GSList *l;
880 char *cmd;
881 int protocol;
882
883 scpi = sdi->conn;
884 devc = sdi->priv;
885 protocol = devc->model->series->protocol;
886
887 devc->num_frames = 0;
888 devc->num_frames_segmented = 0;
889
890 some_digital = FALSE;
891 for (l = sdi->channels; l; l = l->next) {
892 ch = l->data;
893 sr_dbg("handling channel %s", ch->name);
894 if (ch->type == SR_CHANNEL_ANALOG) {
895 if (ch->enabled)
896 devc->enabled_channels = g_slist_append(
897 devc->enabled_channels, ch);
898 if (ch->enabled != devc->analog_channels[ch->index]) {
899 /* Enabled channel is currently disabled, or vice versa. */
900 if (rigol_ds_config_set(sdi, ":CHAN%d:DISP %s", ch->index + 1,
901 ch->enabled ? "ON" : "OFF") != SR_OK)
902 return SR_ERR;
903 devc->analog_channels[ch->index] = ch->enabled;
904 }
905 } else if (ch->type == SR_CHANNEL_LOGIC) {
906 /* Only one list entry for older protocols. All channels are
907 * retrieved together when this entry is processed. */
908 if (ch->enabled && (
909 protocol > PROTOCOL_V3 ||
910 !some_digital))
911 devc->enabled_channels = g_slist_append(
912 devc->enabled_channels, ch);
913 if (ch->enabled) {
914 some_digital = TRUE;
915 /* Turn on LA module if currently off. */
916 if (!devc->la_enabled) {
917 if (rigol_ds_config_set(sdi, protocol >= PROTOCOL_V3 ?
918 ":LA:STAT ON" : ":LA:DISP ON") != SR_OK)
919 return SR_ERR;
920 devc->la_enabled = TRUE;
921 }
922 }
923 if (ch->enabled != devc->digital_channels[ch->index]) {
924 /* Enabled channel is currently disabled, or vice versa. */
925 if (protocol >= PROTOCOL_V5)
926 cmd = ":LA:DISP D%d,%s";
927 else if (protocol >= PROTOCOL_V3)
928 cmd = ":LA:DIG%d:DISP %s";
929 else
930 cmd = ":DIG%d:TURN %s";
931
932 if (rigol_ds_config_set(sdi, cmd, ch->index,
933 ch->enabled ? "ON" : "OFF") != SR_OK)
934 return SR_ERR;
935 devc->digital_channels[ch->index] = ch->enabled;
936 }
937 }
938 }
939
940 if (!devc->enabled_channels)
941 return SR_ERR;
942
943 /* Turn off LA module if on and no digital channels selected. */
944 if (devc->la_enabled && !some_digital)
945 if (rigol_ds_config_set(sdi,
946 devc->model->series->protocol >= PROTOCOL_V3 ?
947 ":LA:STAT OFF" : ":LA:DISP OFF") != SR_OK)
948 return SR_ERR;
949
950 /* Set memory mode. */
951 if (devc->data_source == DATA_SOURCE_SEGMENTED) {
952 switch (protocol) {
953 case PROTOCOL_V1:
954 case PROTOCOL_V2:
955 /* V1 and V2 do not have segmented data */
956 sr_err("Data source 'Segmented' not supported on this model");
957 break;
958 case PROTOCOL_V3:
959 case PROTOCOL_V4:
960 {
961 int frames = 0;
962 if (sr_scpi_get_int(sdi->conn,
963 protocol == PROTOCOL_V4 ? "FUNC:WREP:FEND?" :
964 "FUNC:WREP:FMAX?", &frames) != SR_OK)
965 return SR_ERR;
966 if (frames <= 0) {
967 sr_err("No segmented data available");
968 return SR_ERR;
969 }
970 devc->num_frames_segmented = frames;
971 break;
972 }
973 case PROTOCOL_V5:
974 /* The frame limit has to be read on the fly, just set up
975 * reading of the first frame */
976 if (rigol_ds_config_set(sdi, "REC:CURR 1") != SR_OK)
977 return SR_ERR;
978 break;
979 default:
980 sr_err("Data source 'Segmented' not yet supported");
981 return SR_ERR;
982 }
983 }
984
985 devc->analog_frame_size = analog_frame_size(sdi);
986 devc->digital_frame_size = digital_frame_size(sdi);
987
988 switch (devc->model->series->protocol) {
989 case PROTOCOL_V2:
990 if (rigol_ds_config_set(sdi, ":ACQ:MEMD LONG") != SR_OK)
991 return SR_ERR;
992 break;
993 case PROTOCOL_V3:
994 /* Apparently for the DS2000 the memory
995 * depth can only be set in Running state -
996 * this matches the behaviour of the UI. */
997 if (rigol_ds_config_set(sdi, ":RUN") != SR_OK)
998 return SR_ERR;
999 if (rigol_ds_config_set(sdi, ":ACQ:MDEP %d",
1000 devc->analog_frame_size) != SR_OK)
1001 return SR_ERR;
1002 if (rigol_ds_config_set(sdi, ":STOP") != SR_OK)
1003 return SR_ERR;
1004 break;
1005 default:
1006 break;
1007 }
1008
1009 if (devc->data_source == DATA_SOURCE_LIVE)
1010 if (rigol_ds_config_set(sdi, ":RUN") != SR_OK)
1011 return SR_ERR;
1012
1013 sr_scpi_source_add(sdi->session, scpi, G_IO_IN, 50,
1014 rigol_ds_receive, (void *)sdi);
1015
1016 std_session_send_df_header(sdi);
1017
1018 devc->channel_entry = devc->enabled_channels;
1019
1020 if (devc->data_source == DATA_SOURCE_LIVE)
1021 devc->sample_rate = analog_frame_size(sdi) /
1022 (devc->timebase * devc->model->series->num_horizontal_divs);
1023 else {
1024 float xinc;
1025 if (devc->model->series->protocol >= PROTOCOL_V3 &&
1026 sr_scpi_get_float(sdi->conn, "WAV:XINC?", &xinc) != SR_OK) {
1027 sr_err("Couldn't get sampling rate");
1028 return SR_ERR;
1029 }
1030 devc->sample_rate = 1. / xinc;
1031 }
1032
1033
1034 if (rigol_ds_capture_start(sdi) != SR_OK)
1035 return SR_ERR;
1036
1037 /* Start of first frame. */
1038 std_session_send_df_frame_begin(sdi);
1039
1040 return SR_OK;
1041}
1042
1043static int dev_acquisition_stop(struct sr_dev_inst *sdi)
1044{
1045 struct dev_context *devc;
1046 struct sr_scpi_dev_inst *scpi;
1047
1048 devc = sdi->priv;
1049
1050 std_session_send_df_end(sdi);
1051
1052 g_slist_free(devc->enabled_channels);
1053 devc->enabled_channels = NULL;
1054 scpi = sdi->conn;
1055 sr_scpi_source_remove(sdi->session, scpi);
1056
1057 return SR_OK;
1058}
1059
1060static struct sr_dev_driver rigol_ds_driver_info = {
1061 .name = "rigol-ds",
1062 .longname = "Rigol DS",
1063 .api_version = 1,
1064 .init = std_init,
1065 .cleanup = std_cleanup,
1066 .scan = scan,
1067 .dev_list = std_dev_list,
1068 .dev_clear = dev_clear,
1069 .config_get = config_get,
1070 .config_set = config_set,
1071 .config_list = config_list,
1072 .dev_open = dev_open,
1073 .dev_close = dev_close,
1074 .dev_acquisition_start = dev_acquisition_start,
1075 .dev_acquisition_stop = dev_acquisition_stop,
1076 .context = NULL,
1077};
1078SR_REGISTER_DEV_DRIVER(rigol_ds_driver_info);
Hardware access and backend lib