]> sigrok.org Git - libsigrok.git/blame - src/hardware/saleae-logic16/protocol.h
Add support for mcupro Logic16, a Saleae Logic16 clone.
[libsigrok.git] / src / hardware / saleae-logic16 / protocol.h
CommitLineData
c463dcf0
MC
1/*
2 * This file is part of the libsigrok project.
3 *
4 * Copyright (C) 2013 Marcus Comstedt <marcus@mc.pp.se>
fec7aa6a
MC
5 * Copyright (C) 2013 Bert Vermeulen <bert@biot.com>
6 * Copyright (C) 2012 Joel Holdsworth <joel@airwebreathe.org.uk>
c463dcf0
MC
7 *
8 * This program is free software: you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation, either version 3 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program. If not, see <http://www.gnu.org/licenses/>.
20 */
21
22#ifndef LIBSIGROK_HARDWARE_SALEAE_LOGIC16_PROTOCOL_H
23#define LIBSIGROK_HARDWARE_SALEAE_LOGIC16_PROTOCOL_H
24
25#include <stdint.h>
26#include <glib.h>
27#include "libsigrok.h"
28#include "libsigrok-internal.h"
29
3544f848 30#define LOG_PREFIX "saleae-logic16"
c463dcf0 31
15abcf0f
MC
32enum voltage_range {
33 VOLTAGE_RANGE_UNKNOWN,
34 VOLTAGE_RANGE_18_33_V, /* 1.8V and 3.3V logic */
35 VOLTAGE_RANGE_5_V, /* 5V logic */
36};
37
6f479a0a
PZ
38enum fpga_variant {
39 FPGA_VARIANT_ORIGINAL,
40 FPGA_VARIANT_MCUPRO /* mcupro clone v4.6 with Actel FPGA */
41};
42
c463dcf0
MC
43/** Private, per-device-instance driver context. */
44struct dev_context {
6f479a0a
PZ
45 /** Distinguishing between original Logic16 and clones */
46 enum fpga_variant fpga_variant;
47
5eea4305
MC
48 /*
49 * Since we can't keep track of a Logic16 device after upgrading
50 * the firmware (it renumerates into a different device address
51 * after the upgrade) this is like a global lock. No device will open
52 * until a proper delay after the last device was upgraded.
53 */
54 int64_t fw_updated;
55
f6a21fa5
MC
56 /** The currently configured samplerate of the device. */
57 uint64_t cur_samplerate;
15abcf0f 58
96484e22 59 /** Maximum number of samples to capture, if nonzero. */
7b5daad4
MC
60 uint64_t limit_samples;
61
96484e22 62 /** The currently configured input voltage of the device. */
15abcf0f
MC
63 enum voltage_range cur_voltage_range;
64
96484e22 65 /** The input voltage selected by the user. */
db11d7d2
MC
66 enum voltage_range selected_voltage_range;
67
96484e22 68 /** Channels to use. */
7b5daad4
MC
69 uint16_t cur_channels;
70
96484e22 71 /* EEPROM data from address 8. */
15abcf0f 72 uint8_t eeprom_data[8];
7b5daad4 73
863357fb 74 int64_t sent_samples;
7b5daad4
MC
75 int submitted_transfers;
76 int empty_transfer_count;
a989cdbe
BV
77 int num_channels;
78 int cur_channel;
7b5daad4
MC
79 uint16_t channel_masks[16];
80 uint16_t channel_data[16];
81 uint8_t *convbuffer;
82 size_t convbuffer_size;
863357fb
BV
83 struct soft_trigger_logic *stl;
84 gboolean trigger_fired;
7b5daad4
MC
85
86 void *cb_data;
87 unsigned int num_transfers;
88 struct libusb_transfer **transfers;
6c60facc 89 struct sr_context *ctx;
c463dcf0
MC
90};
91
96484e22
UH
92SR_PRIV int logic16_setup_acquisition(const struct sr_dev_inst *sdi,
93 uint64_t samplerate, uint16_t channels);
94SR_PRIV int logic16_start_acquisition(const struct sr_dev_inst *sdi);
95SR_PRIV int logic16_abort_acquisition(const struct sr_dev_inst *sdi);
96SR_PRIV int logic16_init_device(const struct sr_dev_inst *sdi);
97SR_PRIV void logic16_receive_transfer(struct libusb_transfer *transfer);
c463dcf0
MC
98
99#endif