]> sigrok.org Git - libsigrok.git/blame - src/hardware/pipistrello-ols/protocol.c
Build: Include <config.h> first in all source files
[libsigrok.git] / src / hardware / pipistrello-ols / protocol.c
CommitLineData
4bd80e12 1/*
2 * This file is part of the libsigrok project.
3 *
4 * Copyright (C) 2013 Bert Vermeulen <bert@biot.com>
5 *
6 * This program is free software: you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation, either version 3 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program. If not, see <http://www.gnu.org/licenses/>.
18 */
19
6ec6c43b 20#include <config.h>
4bd80e12 21#include "protocol.h"
22
23extern SR_PRIV struct sr_dev_driver p_ols_driver_info;
4bd80e12 24
25SR_PRIV int write_shortcommand(struct dev_context *devc, uint8_t command)
26{
27 uint8_t buf[1];
28 int bytes_written;
29
30 sr_dbg("Sending cmd 0x%.2x.", command);
31 buf[0] = command;
32 bytes_written = ftdi_write_data(devc->ftdic, buf, 1);
33 if (bytes_written < 0) {
34 sr_err("Failed to write FTDI data (%d): %s.",
35 bytes_written, ftdi_get_error_string(devc->ftdic));
36 return SR_ERR;
37 } else if (bytes_written != 1) {
38 sr_err("FTDI write error, only %d/%d bytes written: %s.",
39 bytes_written, 1, ftdi_get_error_string(devc->ftdic));
40 return SR_ERR;
41 }
42
43 return SR_OK;
44}
45
46SR_PRIV int write_longcommand(struct dev_context *devc, uint8_t command, uint8_t *data)
47{
48 uint8_t buf[5];
49 int bytes_written;
50
51 sr_dbg("Sending cmd 0x%.2x data 0x%.2x%.2x%.2x%.2x.", command,
52 data[0], data[1], data[2], data[3]);
53 buf[0] = command;
54 buf[1] = data[0];
55 buf[2] = data[1];
56 buf[3] = data[2];
57 buf[4] = data[3];
58 bytes_written = ftdi_write_data(devc->ftdic, buf, 5);
59 if (bytes_written < 0) {
60 sr_err("Failed to write FTDI data (%d): %s.",
61 bytes_written, ftdi_get_error_string(devc->ftdic));
62 return SR_ERR;
63 } else if (bytes_written != 5) {
64 sr_err("FTDI write error, only %d/%d bytes written: %s.",
65 bytes_written, 1, ftdi_get_error_string(devc->ftdic));
66 return SR_ERR;
67 }
68
69 return SR_OK;
70}
71
72SR_PRIV int p_ols_open(struct dev_context *devc)
73{
74 int ret;
75
76 /* Note: Caller checks devc and devc->ftdic. */
77
78 /* Select interface B, otherwise communication will fail. */
79 ret = ftdi_set_interface(devc->ftdic, INTERFACE_B);
80 if (ret < 0) {
81 sr_err("Failed to set FTDI interface B (%d): %s", ret,
82 ftdi_get_error_string(devc->ftdic));
83 return SR_ERR;
84 }
85 sr_dbg("FTDI chip interface B set successfully.");
86
87 /* Check for the device and temporarily open it. */
88 ret = ftdi_usb_open_desc(devc->ftdic, USB_VENDOR_ID, USB_DEVICE_ID,
89 USB_IPRODUCT, NULL);
90 if (ret < 0) {
91 /* Log errors, except for -3 ("device not found"). */
92 if (ret != -3)
93 sr_err("Failed to open device (%d): %s", ret,
94 ftdi_get_error_string(devc->ftdic));
95 return SR_ERR;
96 }
97 sr_dbg("FTDI device opened successfully.");
98
99 /* Purge RX/TX buffers in the FTDI chip. */
100 if ((ret = ftdi_usb_purge_buffers(devc->ftdic)) < 0) {
101 sr_err("Failed to purge FTDI RX/TX buffers (%d): %s.",
102 ret, ftdi_get_error_string(devc->ftdic));
103 goto err_open_close_ftdic;
104 }
105 sr_dbg("FTDI chip buffers purged successfully.");
106
107 /* Reset the FTDI bitmode. */
108 ret = ftdi_set_bitmode(devc->ftdic, 0xff, BITMODE_RESET);
109 if (ret < 0) {
110 sr_err("Failed to reset the FTDI chip bitmode (%d): %s.",
111 ret, ftdi_get_error_string(devc->ftdic));
112 goto err_open_close_ftdic;
113 }
114 sr_dbg("FTDI chip bitmode reset successfully.");
115
116 /* Set the FTDI latency timer to 16. */
117 ret = ftdi_set_latency_timer(devc->ftdic, 16);
118 if (ret < 0) {
119 sr_err("Failed to set FTDI latency timer (%d): %s.",
120 ret, ftdi_get_error_string(devc->ftdic));
121 goto err_open_close_ftdic;
122 }
123 sr_dbg("FTDI chip latency timer set successfully.");
124
125 /* Set the FTDI read data chunk size to 64kB. */
126 ret = ftdi_read_data_set_chunksize(devc->ftdic, 64 * 1024);
127 if (ret < 0) {
128 sr_err("Failed to set FTDI read data chunk size (%d): %s.",
129 ret, ftdi_get_error_string(devc->ftdic));
130 goto err_open_close_ftdic;
131 }
132 sr_dbg("FTDI chip read data chunk size set successfully.");
133
134 return SR_OK;
135
136err_open_close_ftdic:
1f9bcd0f 137 ftdi_usb_close(devc->ftdic);
4bd80e12 138 return SR_ERR;
139}
140
141SR_PRIV int p_ols_close(struct dev_context *devc)
142{
143 int ret;
144
145 /* Note: Caller checks devc and devc->ftdic. */
146
147 if ((ret = ftdi_usb_close(devc->ftdic)) < 0) {
148 sr_err("Failed to close FTDI device (%d): %s.",
149 ret, ftdi_get_error_string(devc->ftdic));
150 return SR_ERR;
151 }
152
153 return SR_OK;
154}
155
acc885c7
BV
156/* Configures the channel mask based on which channels are enabled. */
157SR_PRIV void pols_channel_mask(const struct sr_dev_inst *sdi)
4bd80e12 158{
159 struct dev_context *devc;
acc885c7 160 struct sr_channel *channel;
4bd80e12 161 const GSList *l;
4bd80e12 162
163 devc = sdi->priv;
164
165 devc->channel_mask = 0;
acc885c7
BV
166 for (l = sdi->channels; l; l = l->next) {
167 channel = l->data;
168 if (channel->enabled)
169 devc->channel_mask |= 1 << channel->index;
170 }
171}
172
173SR_PRIV int pols_convert_trigger(const struct sr_dev_inst *sdi)
174{
175 struct dev_context *devc;
176 struct sr_trigger *trigger;
177 struct sr_trigger_stage *stage;
178 struct sr_trigger_match *match;
179 const GSList *l, *m;
180 int i;
181
182 devc = sdi->priv;
183
184 devc->num_stages = 0;
4bd80e12 185 for (i = 0; i < NUM_TRIGGER_STAGES; i++) {
186 devc->trigger_mask[i] = 0;
187 devc->trigger_value[i] = 0;
1e0de846 188 devc->trigger_edge[i] = 0;
4bd80e12 189 }
190
acc885c7
BV
191 if (!(trigger = sr_session_trigger_get(sdi->session)))
192 return SR_OK;
4bd80e12 193
acc885c7
BV
194 devc->num_stages = g_slist_length(trigger->stages);
195 if (devc->num_stages > NUM_TRIGGER_STAGES) {
196 sr_err("This device only supports %d trigger stages.",
197 NUM_TRIGGER_STAGES);
198 return SR_ERR;
199 }
4bd80e12 200
acc885c7
BV
201 for (l = trigger->stages; l; l = l->next) {
202 stage = l->data;
203 for (m = stage->matches; m; m = m->next) {
204 match = m->data;
205 if (!match->channel->enabled)
206 /* Ignore disabled channels with a trigger. */
207 continue;
208 devc->trigger_mask[stage->stage] |= 1 << match->channel->index;
209 if (match->match == SR_TRIGGER_ONE || match->match == SR_TRIGGER_RISING)
210 devc->trigger_value[stage->stage] |= 1 << match->channel->index;
211 if (match->match == SR_TRIGGER_RISING || match->match == SR_TRIGGER_FALLING)
212 devc->trigger_edge[stage->stage] |= 1 << match->channel->index;
4bd80e12 213 }
4bd80e12 214 }
215
216 return SR_OK;
217}
218
219SR_PRIV struct sr_dev_inst *p_ols_get_metadata(uint8_t *buf, int bytes_read, struct dev_context *devc)
220{
221 struct sr_dev_inst *sdi;
4bd80e12 222 uint32_t tmp_int, ui;
223 uint8_t key, type, token;
224 GString *tmp_str, *devname, *version;
225 guchar tmp_c;
226 int index, i;
227
aac29cc1 228 sdi = g_malloc0(sizeof(struct sr_dev_inst));
0af636be 229 sdi->status = SR_ST_INACTIVE;
4f840ce9 230 sdi->driver = &p_ols_driver_info;
4bd80e12 231 sdi->priv = devc;
232
233 devname = g_string_new("");
234 version = g_string_new("");
235
236 index = 0;
237 while (index < bytes_read) {
238 key = buf[index++];
239 if (key == 0x00) {
240 sr_dbg("Got metadata key 0x00, metadata ends.");
241 break;
242 }
243 type = key >> 5;
244 token = key & 0x1f;
245 switch (type) {
246 case 0:
247 /* NULL-terminated string */
248 tmp_str = g_string_new("");
249 while ((index < bytes_read) && ((tmp_c = buf[index++]) != '\0'))
250 g_string_append_c(tmp_str, tmp_c);
251 sr_dbg("Got metadata key 0x%.2x value '%s'.",
252 key, tmp_str->str);
253 switch (token) {
254 case 0x01:
255 /* Device name */
256 devname = g_string_append(devname, tmp_str->str);
257 break;
258 case 0x02:
259 /* FPGA firmware version */
260 if (version->len)
261 g_string_append(version, ", ");
262 g_string_append(version, "FPGA version ");
263 g_string_append(version, tmp_str->str);
264 break;
265 case 0x03:
266 /* Ancillary version */
267 if (version->len)
268 g_string_append(version, ", ");
269 g_string_append(version, "Ancillary version ");
270 g_string_append(version, tmp_str->str);
271 break;
272 default:
273 sr_info("Unknown token 0x%.2x: '%s'",
274 token, tmp_str->str);
275 break;
276 }
277 g_string_free(tmp_str, TRUE);
278 break;
279 case 1:
280 /* 32-bit unsigned integer */
281 tmp_int = 0;
282 for (i = 0; i < 4; i++) {
283 tmp_int = (tmp_int << 8) | buf[index++];
284 }
285 sr_dbg("Got metadata key 0x%.2x value 0x%.8x.",
286 key, tmp_int);
287 switch (token) {
288 case 0x00:
289 /* Number of usable channels */
5e23fcab
ML
290 for (ui = 0; ui < tmp_int; ui++)
291 sr_channel_new(sdi, ui, SR_CHANNEL_LOGIC, TRUE,
c368e6f3 292 p_ols_channel_names[ui]);
4bd80e12 293 break;
294 case 0x01:
295 /* Amount of sample memory available (bytes) */
b94cff40 296 devc->max_samplebytes = tmp_int;
4bd80e12 297 break;
298 case 0x02:
299 /* Amount of dynamic memory available (bytes) */
300 /* what is this for? */
301 break;
302 case 0x03:
f3f19d11 303 /* Maximum sample rate (Hz) */
4bd80e12 304 devc->max_samplerate = tmp_int;
305 break;
306 case 0x04:
307 /* protocol version */
308 devc->protocol_version = tmp_int;
309 break;
310 default:
311 sr_info("Unknown token 0x%.2x: 0x%.8x.",
312 token, tmp_int);
313 break;
314 }
315 break;
316 case 2:
317 /* 8-bit unsigned integer */
318 tmp_c = buf[index++];
319 sr_dbg("Got metadata key 0x%.2x value 0x%.2x.",
320 key, tmp_c);
321 switch (token) {
322 case 0x00:
323 /* Number of usable channels */
5e23fcab
ML
324 for (ui = 0; ui < tmp_c; ui++)
325 sr_channel_new(sdi, ui, SR_CHANNEL_LOGIC, TRUE,
c368e6f3 326 p_ols_channel_names[ui]);
4bd80e12 327 break;
328 case 0x01:
329 /* protocol version */
330 devc->protocol_version = tmp_c;
331 break;
332 default:
333 sr_info("Unknown token 0x%.2x: 0x%.2x.",
334 token, tmp_c);
335 break;
336 }
337 break;
338 default:
339 /* unknown type */
340 break;
341 }
342 }
343
344 sdi->model = devname->str;
345 sdi->version = version->str;
346 g_string_free(devname, FALSE);
347 g_string_free(version, FALSE);
348
349 return sdi;
350}
351
352SR_PRIV int p_ols_set_samplerate(const struct sr_dev_inst *sdi,
353 const uint64_t samplerate)
354{
355 struct dev_context *devc;
356
357 devc = sdi->priv;
358 if (devc->max_samplerate && samplerate > devc->max_samplerate)
359 return SR_ERR_SAMPLERATE;
360
361 if (samplerate > CLOCK_RATE) {
362 sr_info("Enabling demux mode.");
363 devc->flag_reg |= FLAG_DEMUX;
364 devc->flag_reg &= ~FLAG_FILTER;
365 devc->max_channels = NUM_CHANNELS / 2;
366 devc->cur_samplerate_divider = (CLOCK_RATE * 2 / samplerate) - 1;
367 } else {
368 sr_info("Disabling demux mode.");
369 devc->flag_reg &= ~FLAG_DEMUX;
370 devc->flag_reg |= FLAG_FILTER;
371 devc->max_channels = NUM_CHANNELS;
372 devc->cur_samplerate_divider = (CLOCK_RATE / samplerate) - 1;
373 }
374
375 /* Calculate actual samplerate used and complain if it is different
376 * from the requested.
377 */
378 devc->cur_samplerate = CLOCK_RATE / (devc->cur_samplerate_divider + 1);
379 if (devc->flag_reg & FLAG_DEMUX)
380 devc->cur_samplerate *= 2;
381 if (devc->cur_samplerate != samplerate)
382 sr_info("Can't match samplerate %" PRIu64 ", using %"
383 PRIu64 ".", samplerate, devc->cur_samplerate);
384
385 return SR_OK;
386}
387
4bd80e12 388SR_PRIV int p_ols_receive_data(int fd, int revents, void *cb_data)
389{
390 struct dev_context *devc;
391 struct sr_dev_inst *sdi;
392 struct sr_datafeed_packet packet;
393 struct sr_datafeed_logic logic;
394 uint32_t sample;
395 int num_channels, offset, j;
396 int bytes_read, index;
397 unsigned int i;
398 unsigned char byte;
399
400 (void)fd;
401 (void)revents;
402
403 sdi = cb_data;
404 devc = sdi->priv;
405
406 if (devc->num_transfers++ == 0) {
407 devc->raw_sample_buf = g_try_malloc(devc->limit_samples * 4);
408 if (!devc->raw_sample_buf) {
409 sr_err("Sample buffer malloc failed.");
410 return FALSE;
411 }
412 /* fill with 1010... for debugging */
413 memset(devc->raw_sample_buf, 0x82, devc->limit_samples * 4);
414 }
415
b94cff40 416 if ((devc->num_samples < devc->limit_samples) && (devc->cnt_samples < devc->max_samples)) {
4bd80e12 417
418 num_channels = 0;
419 for (i = NUM_CHANNELS; i > 0x02; i /= 2) {
420 if ((devc->flag_reg & i) == 0) {
421 num_channels++;
422 }
423 }
424
425 /* Get a block of data. */
426 bytes_read = ftdi_read_data(devc->ftdic, devc->ftdi_buf, FTDI_BUF_SIZE);
427 if (bytes_read < 0) {
428 sr_err("Failed to read FTDI data (%d): %s.",
429 bytes_read, ftdi_get_error_string(devc->ftdic));
430 sdi->driver->dev_acquisition_stop(sdi, sdi);
431 return FALSE;
432 }
433 if (bytes_read == 0) {
434 sr_spew("Received 0 bytes, nothing to do.");
435 return TRUE;
436 }
437
438 sr_dbg("Received %d bytes", bytes_read);
439
440 index = 0;
441 while (index < bytes_read) {
442 byte = devc->ftdi_buf[index++];
443 devc->cnt_bytes++;
444
445 devc->sample[devc->num_bytes++] = byte;
446 sr_spew("Received byte 0x%.2x.", byte);
b94cff40 447
448 if ((devc->flag_reg & FLAG_DEMUX) && (devc->flag_reg & FLAG_RLE)) {
449 /* RLE in demux mode must be processed differently
450 * since in this case the RLE encoder is operating on pairs of samples.
451 */
452 if (devc->num_bytes == num_channels * 2) {
453 devc->cnt_samples += 2;
454 devc->cnt_samples_rle += 2;
4bd80e12 455 /*
b94cff40 456 * Got a sample pair. Convert from the OLS's little-endian
457 * sample to the local format.
458 */
459 sample = devc->sample[0] | (devc->sample[1] << 8) \
460 | (devc->sample[2] << 16) | (devc->sample[3] << 24);
461 sr_spew("Received sample pair 0x%.*x.", devc->num_bytes * 2, sample);
462
463 /*
464 * In RLE mode the high bit of the sample pair is the
465 * "count" flag, meaning this sample pair is the number
466 * of times the previous sample pair occurred.
4bd80e12 467 */
468 if (devc->sample[devc->num_bytes - 1] & 0x80) {
469 /* Clear the high bit. */
470 sample &= ~(0x80 << (devc->num_bytes - 1) * 8);
471 devc->rle_count = sample;
b94cff40 472 devc->cnt_samples_rle += devc->rle_count * 2;
473 sr_dbg("RLE count: %u.", devc->rle_count * 2);
4bd80e12 474 devc->num_bytes = 0;
475 continue;
476 }
b94cff40 477 devc->num_samples += (devc->rle_count + 1) * 2;
478 if (devc->num_samples > devc->limit_samples) {
479 /* Save us from overrunning the buffer. */
480 devc->rle_count -= (devc->num_samples - devc->limit_samples) / 2;
481 devc->num_samples = devc->limit_samples;
482 index = bytes_read;
483 }
4bd80e12 484
4bd80e12 485 /*
486 * Some channel groups may have been turned
487 * off, to speed up transfer between the
488 * hardware and the PC. Expand that here before
489 * submitting it over the session bus --
490 * whatever is listening on the bus will be
491 * expecting a full 32-bit sample, based on
492 * the number of channels.
493 */
494 j = 0;
b94cff40 495 /* expand first sample */
4bd80e12 496 memset(devc->tmp_sample, 0, 4);
b94cff40 497 for (i = 0; i < 2; i++) {
4bd80e12 498 if (((devc->flag_reg >> 2) & (1 << i)) == 0) {
499 /*
500 * This channel group was
501 * enabled, copy from received
502 * sample.
503 */
504 devc->tmp_sample[i] = devc->sample[j++];
b94cff40 505 }
4bd80e12 506 }
b94cff40 507 /* Clear out the most significant bit of the sample */
508 devc->tmp_sample[devc->num_bytes - 1] &= 0x7f;
6433156c
DE
509 sr_spew("Expanded sample 1: 0x%.2x%.2x%.2x%.2x.",
510 devc->tmp_sample[3], devc->tmp_sample[2],
511 devc->tmp_sample[1], devc->tmp_sample[0]);
b94cff40 512
513 /* expand second sample */
514 memset(devc->tmp_sample2, 0, 4);
515 for (i = 0; i < 2; i++) {
516 if (((devc->flag_reg >> 2) & (1 << i)) == 0) {
517 /*
518 * This channel group was
519 * enabled, copy from received
520 * sample.
521 */
522 devc->tmp_sample2[i] = devc->sample[j++];
523 }
524 }
525 /* Clear out the most significant bit of the sample */
526 devc->tmp_sample2[devc->num_bytes - 1] &= 0x7f;
6433156c
DE
527 sr_spew("Expanded sample 2: 0x%.2x%.2x%.2x%.2x.",
528 devc->tmp_sample2[3], devc->tmp_sample2[2],
529 devc->tmp_sample2[1], devc->tmp_sample2[0]);
b94cff40 530
531 /*
532 * OLS sends its sample buffer backwards.
533 * store it in reverse order here, so we can dump
534 * this on the session bus later.
535 */
536 offset = (devc->limit_samples - devc->num_samples) * 4;
537 for (i = 0; i <= devc->rle_count; i++) {
538 memcpy(devc->raw_sample_buf + offset + (i * 8),
539 devc->tmp_sample2, 4);
540 memcpy(devc->raw_sample_buf + offset + (4 + (i * 8)),
541 devc->tmp_sample, 4);
542 }
543 memset(devc->sample, 0, 4);
544 devc->num_bytes = 0;
545 devc->rle_count = 0;
4bd80e12 546 }
b94cff40 547 }
548 else {
549 if (devc->num_bytes == num_channels) {
550 devc->cnt_samples++;
551 devc->cnt_samples_rle++;
552 /*
553 * Got a full sample. Convert from the OLS's little-endian
554 * sample to the local format.
555 */
556 sample = devc->sample[0] | (devc->sample[1] << 8) \
557 | (devc->sample[2] << 16) | (devc->sample[3] << 24);
558 sr_spew("Received sample 0x%.*x.", devc->num_bytes * 2, sample);
559 if (devc->flag_reg & FLAG_RLE) {
560 /*
561 * In RLE mode the high bit of the sample is the
562 * "count" flag, meaning this sample is the number
563 * of times the previous sample occurred.
564 */
565 if (devc->sample[devc->num_bytes - 1] & 0x80) {
566 /* Clear the high bit. */
567 sample &= ~(0x80 << (devc->num_bytes - 1) * 8);
568 devc->rle_count = sample;
569 devc->cnt_samples_rle += devc->rle_count;
570 sr_dbg("RLE count: %u.", devc->rle_count);
571 devc->num_bytes = 0;
572 continue;
573 }
574 }
575 devc->num_samples += devc->rle_count + 1;
576 if (devc->num_samples > devc->limit_samples) {
577 /* Save us from overrunning the buffer. */
578 devc->rle_count -= devc->num_samples - devc->limit_samples;
579 devc->num_samples = devc->limit_samples;
580 index = bytes_read;
581 }
582
583 if (num_channels < 4) {
584 /*
585 * Some channel groups may have been turned
586 * off, to speed up transfer between the
587 * hardware and the PC. Expand that here before
588 * submitting it over the session bus --
589 * whatever is listening on the bus will be
590 * expecting a full 32-bit sample, based on
591 * the number of channels.
592 */
593 j = 0;
594 memset(devc->tmp_sample, 0, 4);
595 for (i = 0; i < 4; i++) {
596 if (((devc->flag_reg >> 2) & (1 << i)) == 0) {
597 /*
598 * This channel group was
599 * enabled, copy from received
600 * sample.
601 */
602 devc->tmp_sample[i] = devc->sample[j++];
603 }
604 }
605 memcpy(devc->sample, devc->tmp_sample, 4);
606 sr_spew("Expanded sample: 0x%.8x.", sample);
607 }
4bd80e12 608
b94cff40 609 /*
610 * Pipistrello OLS sends its sample buffer backwards.
611 * store it in reverse order here, so we can dump
612 * this on the session bus later.
613 */
614 offset = (devc->limit_samples - devc->num_samples) * 4;
615 for (i = 0; i <= devc->rle_count; i++) {
616 memcpy(devc->raw_sample_buf + offset + (i * 4),
617 devc->sample, 4);
618 }
619 memset(devc->sample, 0, 4);
620 devc->num_bytes = 0;
621 devc->rle_count = 0;
4bd80e12 622 }
4bd80e12 623 }
624 }
625 return TRUE;
626 } else {
dc89faea
UH
627 do {
628 bytes_read = ftdi_read_data(devc->ftdic, devc->ftdi_buf, FTDI_BUF_SIZE);
629 } while (bytes_read > 0);
b94cff40 630
4bd80e12 631 /*
632 * We've acquired all the samples we asked for -- we're done.
633 * Send the (properly-ordered) buffer to the frontend.
634 */
635 sr_dbg("Received %d bytes, %d samples, %d decompressed samples.",
636 devc->cnt_bytes, devc->cnt_samples,
637 devc->cnt_samples_rle);
638 if (devc->trigger_at != -1) {
639 /*
640 * A trigger was set up, so we need to tell the frontend
641 * about it.
642 */
643 if (devc->trigger_at > 0) {
644 /* There are pre-trigger samples, send those first. */
645 packet.type = SR_DF_LOGIC;
646 packet.payload = &logic;
647 logic.length = devc->trigger_at * 4;
648 logic.unitsize = 4;
649 logic.data = devc->raw_sample_buf +
650 (devc->limit_samples - devc->num_samples) * 4;
651 sr_session_send(cb_data, &packet);
652 }
653
654 /* Send the trigger. */
655 packet.type = SR_DF_TRIGGER;
656 sr_session_send(cb_data, &packet);
657
658 /* Send post-trigger samples. */
659 packet.type = SR_DF_LOGIC;
660 packet.payload = &logic;
661 logic.length = (devc->num_samples * 4) - (devc->trigger_at * 4);
662 logic.unitsize = 4;
663 logic.data = devc->raw_sample_buf + devc->trigger_at * 4 +
664 (devc->limit_samples - devc->num_samples) * 4;
665 sr_session_send(cb_data, &packet);
666 } else {
667 /* no trigger was used */
668 packet.type = SR_DF_LOGIC;
669 packet.payload = &logic;
670 logic.length = devc->num_samples * 4;
671 logic.unitsize = 4;
672 logic.data = devc->raw_sample_buf +
673 (devc->limit_samples - devc->num_samples) * 4;
674 sr_session_send(cb_data, &packet);
675 }
676 g_free(devc->raw_sample_buf);
677
678 sdi->driver->dev_acquisition_stop(sdi, cb_data);
679 }
680
681 return TRUE;
682}