]> sigrok.org Git - libsigrok.git/blame - src/hardware/fx2lafw/api.c
Use driver name as the log prefix in standard functions
[libsigrok.git] / src / hardware / fx2lafw / api.c
CommitLineData
f302a082 1/*
50985c20 2 * This file is part of the libsigrok project.
f302a082 3 *
13d8e03c 4 * Copyright (C) 2013 Bert Vermeulen <bert@biot.com>
f302a082
JH
5 * Copyright (C) 2012 Joel Holdsworth <joel@airwebreathe.org.uk>
6 *
7 * This program is free software: you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation, either version 3 of the License, or
10 * (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program. If not, see <http://www.gnu.org/licenses/>.
19 */
20
6ec6c43b 21#include <config.h>
2f937611 22#include "protocol.h"
b9d53092 23#include "dslogic.h"
3fc3fbe4 24#include <math.h>
f302a082 25
4679d14d 26static const struct fx2lafw_profile supported_fx2[] = {
7ae2f9d5
UH
27 /*
28 * CWAV USBee AX
17b6c75a 29 * EE Electronics ESLA201A
9f05304e 30 * ARMFLY AX-Pro
17b6c75a 31 */
f8b07fc6 32 { 0x08a9, 0x0014, "CWAV", "USBee AX", NULL,
8e2d6c9d 33 "fx2lafw-cwav-usbeeax.fw",
232a975f 34 DEV_CAPS_AX_ANALOG, NULL, NULL},
0e8d0e24
IF
35 /*
36 * CWAV USBee DX
37 * XZL-Studio DX
38 */
39 { 0x08a9, 0x0015, "CWAV", "USBee DX", NULL,
8e2d6c9d 40 "fx2lafw-cwav-usbeedx.fw",
e826239c 41 DEV_CAPS_16BIT, NULL, NULL },
93a9f3da 42
7ae2f9d5
UH
43 /*
44 * CWAV USBee SX
4502e869
JH
45 */
46 { 0x08a9, 0x0009, "CWAV", "USBee SX", NULL,
8e2d6c9d 47 "fx2lafw-cwav-usbeesx.fw",
e826239c 48 0, NULL, NULL},
4502e869 49
b7c53d48 50 /* DreamSourceLab DSLogic (before FW upload) */
a7d7f93c 51 { 0x2a0e, 0x0001, "DreamSourceLab", "DSLogic", NULL,
8e2d6c9d 52 "dreamsourcelab-dslogic-fx2.fw",
a7d7f93c 53 DEV_CAPS_16BIT, NULL, NULL},
b7c53d48 54 /* DreamSourceLab DSLogic (after FW upload) */
a7d7f93c 55 { 0x2a0e, 0x0001, "DreamSourceLab", "DSLogic", NULL,
8e2d6c9d 56 "dreamsourcelab-dslogic-fx2.fw",
a7d7f93c
BV
57 DEV_CAPS_16BIT, "DreamSourceLab", "DSLogic"},
58
b7c53d48
DG
59 /* DreamSourceLab DSCope (before FW upload) */
60 { 0x2a0e, 0x0002, "DreamSourceLab", "DSCope", NULL,
8e2d6c9d 61 "dreamsourcelab-dscope-fx2.fw",
b7c53d48
DG
62 DEV_CAPS_16BIT, NULL, NULL},
63 /* DreamSourceLab DSCope (after FW upload) */
64 { 0x2a0e, 0x0002, "DreamSourceLab", "DSCope", NULL,
8e2d6c9d 65 "dreamsourcelab-dscope-fx2.fw",
b7c53d48
DG
66 DEV_CAPS_16BIT, "DreamSourceLab", "DSCope"},
67
68 /* DreamSourceLab DSLogic Pro (before FW upload) */
69 { 0x2a0e, 0x0003, "DreamSourceLab", "DSLogic Pro", NULL,
8e2d6c9d 70 "dreamsourcelab-dslogic-pro-fx2.fw",
b7c53d48
DG
71 DEV_CAPS_16BIT, NULL, NULL},
72 /* DreamSourceLab DSLogic Pro (after FW upload) */
73 { 0x2a0e, 0x0003, "DreamSourceLab", "DSLogic Pro", NULL,
8e2d6c9d 74 "dreamsourcelab-dslogic-pro-fx2.fw",
b7c53d48
DG
75 DEV_CAPS_16BIT, "DreamSourceLab", "DSLogic"},
76
7ae2f9d5
UH
77 /*
78 * Saleae Logic
93a9f3da
JH
79 * EE Electronics ESLA100
80 * Robomotic MiniLogic
1663e470 81 * Robomotic BugLogic 3
93a9f3da
JH
82 */
83 { 0x0925, 0x3881, "Saleae", "Logic", NULL,
8e2d6c9d 84 "fx2lafw-saleae-logic.fw",
e826239c 85 0, NULL, NULL},
93a9f3da 86
f488762a 87 /*
1663e470
UH
88 * Default Cypress FX2 without EEPROM, e.g.:
89 * Lcsoft Mini Board
90 * Braintechnology USB Interface V2.x
f488762a
JH
91 */
92 { 0x04B4, 0x8613, "Cypress", "FX2", NULL,
8e2d6c9d 93 "fx2lafw-cypress-fx2.fw",
e826239c 94 DEV_CAPS_16BIT, NULL, NULL },
f488762a 95
1663e470
UH
96 /*
97 * Braintechnology USB-LPS
98 */
99 { 0x16d0, 0x0498, "Braintechnology", "USB-LPS", NULL,
8e2d6c9d 100 "fx2lafw-braintechnology-usb-lps.fw",
e826239c 101 DEV_CAPS_16BIT, NULL, NULL },
1663e470 102
3e91de2b
UH
103 /*
104 * sigrok FX2 based 8-channel logic analyzer
105 */
106 { 0x1d50, 0x608c, "sigrok", "FX2 LA (8ch)", NULL,
087c4d59 107 "fx2lafw-sigrok-fx2-8ch.fw",
3e91de2b
UH
108 0, NULL, NULL},
109
110 /*
111 * sigrok FX2 based 16-channel logic analyzer
112 */
113 { 0x1d50, 0x608d, "sigrok", "FX2 LA (16ch)", NULL,
087c4d59 114 "fx2lafw-sigrok-fx2-16ch.fw",
3e91de2b
UH
115 DEV_CAPS_16BIT, NULL, NULL },
116
1b4aedc0 117 ALL_ZERO
187b3582
JH
118};
119
ff6b76a1
BV
120static const uint32_t drvopts[] = {
121 SR_CONF_LOGIC_ANALYZER,
122};
123
a0e0bb41 124static const uint32_t scanopts[] = {
89befd46
BV
125 SR_CONF_CONN,
126};
127
f254bc4b 128static const uint32_t devopts[] = {
e91bb0a6 129 SR_CONF_CONTINUOUS,
ff6b76a1 130 SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET,
5827f61b
BV
131 SR_CONF_CONN | SR_CONF_GET,
132 SR_CONF_SAMPLERATE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
5827f61b 133 SR_CONF_TRIGGER_MATCH | SR_CONF_LIST,
7bfcb25c 134 SR_CONF_CAPTURE_RATIO | SR_CONF_GET | SR_CONF_SET,
8b35f474
JH
135};
136
3fc3fbe4 137static const uint32_t dslogic_devopts[] = {
41dc2547 138 SR_CONF_CONTINUOUS | SR_CONF_SET | SR_CONF_GET,
3fc3fbe4
DA
139 SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET,
140 SR_CONF_VOLTAGE_THRESHOLD | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
141 SR_CONF_CONN | SR_CONF_GET,
142 SR_CONF_SAMPLERATE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
143 SR_CONF_TRIGGER_MATCH | SR_CONF_LIST,
144 SR_CONF_CAPTURE_RATIO | SR_CONF_GET | SR_CONF_SET,
ea3a77c7 145 SR_CONF_EXTERNAL_CLOCK | SR_CONF_GET | SR_CONF_SET,
9803346f 146 SR_CONF_CLOCK_EDGE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
3fc3fbe4
DA
147};
148
9615eeb5
BV
149static const int32_t soft_trigger_matches[] = {
150 SR_TRIGGER_ZERO,
151 SR_TRIGGER_ONE,
335122f0
BV
152 SR_TRIGGER_RISING,
153 SR_TRIGGER_FALLING,
154 SR_TRIGGER_EDGE,
9615eeb5
BV
155};
156
9803346f 157/* Names assigned to available edge slope choices. */
d9a58763
DA
158static const char *const signal_edge_names[] = {
159 [DS_EDGE_RISING] = "rising",
160 [DS_EDGE_FALLING] = "falling",
161};
162
3fc3fbe4
DA
163static const struct {
164 int range;
165 gdouble low;
166 gdouble high;
167} volt_thresholds[] = {
9803346f
UH
168 { DS_VOLTAGE_RANGE_18_33_V, 0.7, 1.4 },
169 { DS_VOLTAGE_RANGE_5_V, 1.4, 3.6 },
3fc3fbe4
DA
170};
171
d6836bf1 172static const uint64_t samplerates[] = {
79dc6498
JH
173 SR_KHZ(20),
174 SR_KHZ(25),
897c1a2e
JH
175 SR_KHZ(50),
176 SR_KHZ(100),
9304d576
JH
177 SR_KHZ(200),
178 SR_KHZ(250),
179 SR_KHZ(500),
8b35f474
JH
180 SR_MHZ(1),
181 SR_MHZ(2),
182 SR_MHZ(3),
183 SR_MHZ(4),
184 SR_MHZ(6),
185 SR_MHZ(8),
186 SR_MHZ(12),
187 SR_MHZ(16),
772a0e61 188 SR_MHZ(24),
8b35f474
JH
189};
190
a7d7f93c
BV
191static const uint64_t dslogic_samplerates[] = {
192 SR_KHZ(10),
193 SR_KHZ(20),
194 SR_KHZ(50),
195 SR_KHZ(100),
196 SR_KHZ(200),
197 SR_KHZ(500),
198 SR_MHZ(1),
199 SR_MHZ(2),
200 SR_MHZ(5),
201 SR_MHZ(10),
202 SR_MHZ(20),
203 SR_MHZ(25),
204 SR_MHZ(50),
205 SR_MHZ(100),
206 SR_MHZ(200),
207 SR_MHZ(400),
208};
209
4f840ce9 210static GSList *scan(struct sr_dev_driver *di, GSList *options)
f302a082 211{
dc9dbe94
BV
212 struct drv_context *drvc;
213 struct dev_context *devc;
754b5ff2
BV
214 struct sr_dev_inst *sdi;
215 struct sr_usb_dev_inst *usb;
7fb90f94
BL
216 struct sr_channel *ch;
217 struct sr_channel_group *cg;
754b5ff2
BV
218 struct sr_config *src;
219 const struct fx2lafw_profile *prof;
220 GSList *l, *devices, *conn_devices;
a7d7f93c 221 gboolean has_firmware;
754b5ff2 222 struct libusb_device_descriptor des;
187b3582 223 libusb_device **devlist;
e826239c 224 struct libusb_device_handle *hdl;
232a975f
JH
225 int ret, i, j;
226 int num_logic_channels = 0, num_analog_channels = 0;
754b5ff2 227 const char *conn;
5e2c86eb 228 char manufacturer[64], product[64], serial_num[64], connection_id[64];
7fb90f94 229 char channel_name[16];
3a7a22cb 230
41812aca 231 drvc = di->context;
187b3582 232
754b5ff2
BV
233 conn = NULL;
234 for (l = options; l; l = l->next) {
235 src = l->data;
236 switch (src->key) {
237 case SR_CONF_CONN:
238 conn = g_variant_get_string(src->data, NULL);
239 break;
240 }
241 }
242 if (conn)
243 conn_devices = sr_usb_find(drvc->sr_ctx->libusb_ctx, conn);
244 else
245 conn_devices = NULL;
246
921634ec 247 /* Find all fx2lafw compatible devices and upload firmware to them. */
3a7a22cb 248 devices = NULL;
d4abb463 249 libusb_get_device_list(drvc->sr_ctx->libusb_ctx, &devlist);
187b3582 250 for (i = 0; devlist[i]; i++) {
754b5ff2
BV
251 if (conn) {
252 usb = NULL;
253 for (l = conn_devices; l; l = l->next) {
254 usb = l->data;
255 if (usb->bus == libusb_get_bus_number(devlist[i])
256 && usb->address == libusb_get_device_address(devlist[i]))
257 break;
258 }
259 if (!l)
260 /* This device matched none of the ones that
261 * matched the conn specification. */
262 continue;
263 }
187b3582 264
2a8f2d41 265 libusb_get_device_descriptor( devlist[i], &des);
187b3582 266
e826239c
ML
267 if ((ret = libusb_open(devlist[i], &hdl)) < 0)
268 continue;
269
270 if (des.iManufacturer == 0) {
271 manufacturer[0] = '\0';
272 } else if ((ret = libusb_get_string_descriptor_ascii(hdl,
273 des.iManufacturer, (unsigned char *) manufacturer,
274 sizeof(manufacturer))) < 0) {
275 sr_warn("Failed to get manufacturer string descriptor: %s.",
276 libusb_error_name(ret));
277 continue;
278 }
279
280 if (des.iProduct == 0) {
281 product[0] = '\0';
282 } else if ((ret = libusb_get_string_descriptor_ascii(hdl,
283 des.iProduct, (unsigned char *) product,
284 sizeof(product))) < 0) {
285 sr_warn("Failed to get product string descriptor: %s.",
286 libusb_error_name(ret));
287 continue;
288 }
289
5e2c86eb
SA
290 if (des.iSerialNumber == 0) {
291 serial_num[0] = '\0';
292 } else if ((ret = libusb_get_string_descriptor_ascii(hdl,
293 des.iSerialNumber, (unsigned char *) serial_num,
294 sizeof(serial_num))) < 0) {
295 sr_warn("Failed to get serial number string descriptor: %s.",
296 libusb_error_name(ret));
297 continue;
298 }
299
300 usb_get_port_path(devlist[i], connection_id, sizeof(connection_id));
301
e826239c
ML
302 libusb_close(hdl);
303
da686568 304 prof = NULL;
187b3582
JH
305 for (j = 0; supported_fx2[j].vid; j++) {
306 if (des.idVendor == supported_fx2[j].vid &&
e826239c
ML
307 des.idProduct == supported_fx2[j].pid &&
308 (!supported_fx2[j].usb_manufacturer ||
309 !strcmp(manufacturer, supported_fx2[j].usb_manufacturer)) &&
310 (!supported_fx2[j].usb_manufacturer ||
311 !strcmp(product, supported_fx2[j].usb_product))) {
da686568 312 prof = &supported_fx2[j];
e826239c 313 break;
187b3582
JH
314 }
315 }
316
b99457f0 317 /* Skip if the device was not found. */
da686568 318 if (!prof)
187b3582
JH
319 continue;
320
aac29cc1 321 sdi = g_malloc0(sizeof(struct sr_dev_inst));
0af636be
UH
322 sdi->status = SR_ST_INITIALIZING;
323 sdi->vendor = g_strdup(prof->vendor);
324 sdi->model = g_strdup(prof->model);
325 sdi->version = g_strdup(prof->model_version);
5e2c86eb
SA
326 sdi->serial_num = g_strdup(serial_num);
327 sdi->connection_id = g_strdup(connection_id);
187b3582 328
ba7dd8bb
UH
329 /* Fill in channellist according to this device's profile. */
330 num_logic_channels = prof->dev_caps & DEV_CAPS_16BIT ? 16 : 8;
232a975f
JH
331 num_analog_channels = prof->dev_caps & DEV_CAPS_AX_ANALOG ? 1 : 0;
332
7fb90f94
BL
333 /* Logic channels, all in one channel group. */
334 cg = g_malloc0(sizeof(struct sr_channel_group));
335 cg->name = g_strdup("Logic");
336 for (j = 0; j < num_logic_channels; j++) {
337 sprintf(channel_name, "D%d", j);
338 ch = sr_channel_new(sdi, j, SR_CHANNEL_LOGIC,
339 TRUE, channel_name);
340 cg->channels = g_slist_append(cg->channels, ch);
341 }
342 sdi->channel_groups = g_slist_append(NULL, cg);
343
344 for (j = 0; j < num_analog_channels; j++) {
345 snprintf(channel_name, 16, "A%d", j);
346 ch = sr_channel_new(sdi, j + num_logic_channels,
347 SR_CHANNEL_ANALOG, TRUE, channel_name);
348
349 /* Every analog channel gets its own channel group. */
350 cg = g_malloc0(sizeof(struct sr_channel_group));
351 cg->name = g_strdup(channel_name);
352 cg->channels = g_slist_append(NULL, ch);
353 sdi->channel_groups = g_slist_append(sdi->channel_groups, cg);
354 }
232a975f 355
dc9dbe94
BV
356 devc = fx2lafw_dev_new();
357 devc->profile = prof;
7fb90f94
BL
358 if ((prof->dev_caps & DEV_CAPS_16BIT) || (prof->dev_caps & DEV_CAPS_AX_ANALOG))
359 devc->sample_wide = TRUE;
dc9dbe94 360 sdi->priv = devc;
a8cc8e44 361 devices = g_slist_append(devices, sdi);
187b3582 362
b7c53d48
DG
363 if (!strcmp(prof->model, "DSLogic")
364 || !strcmp(prof->model, "DSLogic Pro")
365 || !strcmp(prof->model, "DSCope")) {
366 devc->dslogic = TRUE;
367 devc->samplerates = dslogic_samplerates;
368 devc->num_samplerates = ARRAY_SIZE(dslogic_samplerates);
369 has_firmware = match_manuf_prod(devlist[i], "DreamSourceLab", "DSLogic")
370 || match_manuf_prod(devlist[i], "DreamSourceLab", "DSCope");
371 } else {
a7d7f93c
BV
372 devc->dslogic = FALSE;
373 devc->samplerates = samplerates;
374 devc->num_samplerates = ARRAY_SIZE(samplerates);
375 has_firmware = match_manuf_prod(devlist[i],
376 "sigrok", "fx2lafw");
a7d7f93c
BV
377 }
378
379 if (has_firmware) {
b1eeb67e 380 /* Already has the firmware, so fix the new address. */
f427daef 381 sr_dbg("Found an fx2lafw device.");
b1eeb67e 382 sdi->status = SR_ST_INACTIVE;
250a78c7
BV
383 sdi->inst_type = SR_INST_USB;
384 sdi->conn = sr_usb_dev_inst_new(libusb_get_bus_number(devlist[i]),
385 libusb_get_device_address(devlist[i]), NULL);
b1eeb67e 386 } else {
8e2d6c9d
DE
387 if (ezusb_upload_firmware(drvc->sr_ctx, devlist[i],
388 USB_CONFIGURATION, prof->firmware) == SR_OK)
b99457f0 389 /* Store when this device's FW was updated. */
dc9dbe94 390 devc->fw_updated = g_get_monotonic_time();
b1eeb67e 391 else
f427daef 392 sr_err("Firmware upload failed for "
5e2c86eb
SA
393 "device %d.%d (logical).",
394 libusb_get_bus_number(devlist[i]),
395 libusb_get_device_address(devlist[i]));
250a78c7 396 sdi->inst_type = SR_INST_USB;
87b545fb 397 sdi->conn = sr_usb_dev_inst_new(libusb_get_bus_number(devlist[i]),
250a78c7 398 0xff, NULL);
b1eeb67e 399 }
187b3582
JH
400 }
401 libusb_free_device_list(devlist, 1);
9dc7a75e 402 g_slist_free_full(conn_devices, (GDestroyNotify)sr_usb_dev_inst_free);
187b3582 403
15a5bfe4 404 return std_scan_complete(di, devices);
f302a082
JH
405}
406
7fb90f94
BL
407static void clear_dev_context(void *priv)
408{
409 struct dev_context *devc;
410
411 devc = priv;
412 g_slist_free(devc->enabled_analog_channels);
413 g_free(devc);
414}
415
416static int dev_clear(const struct sr_dev_driver *di)
417{
418 return std_dev_clear(di, clear_dev_context);
419}
420
6078d2c9 421static int dev_open(struct sr_dev_inst *sdi)
f302a082 422{
4f840ce9 423 struct sr_dev_driver *di = sdi->driver;
250a78c7 424 struct sr_usb_dev_inst *usb;
dc9dbe94 425 struct dev_context *devc;
2c240774 426 const char *fpga_firmware = NULL;
e8bd58ff
UH
427 int ret;
428 int64_t timediff_us, timediff_ms;
43125c69 429
dc9dbe94 430 devc = sdi->priv;
250a78c7 431 usb = sdi->conn;
43125c69
JH
432
433 /*
f60fdf6e
UH
434 * If the firmware was recently uploaded, wait up to MAX_RENUM_DELAY_MS
435 * milliseconds for the FX2 to renumerate.
43125c69 436 */
3b6c1930 437 ret = SR_ERR;
dc9dbe94 438 if (devc->fw_updated > 0) {
f427daef 439 sr_info("Waiting for device to reset.");
b99457f0 440 /* Takes >= 300ms for the FX2 to be gone from the USB bus. */
43125c69 441 g_usleep(300 * 1000);
e8bd58ff 442 timediff_ms = 0;
f60fdf6e 443 while (timediff_ms < MAX_RENUM_DELAY_MS) {
2f937611 444 if ((ret = fx2lafw_dev_open(sdi, di)) == SR_OK)
43125c69
JH
445 break;
446 g_usleep(100 * 1000);
e8bd58ff 447
dc9dbe94 448 timediff_us = g_get_monotonic_time() - devc->fw_updated;
3b6c1930 449 timediff_ms = timediff_us / 1000;
b99457f0 450 sr_spew("Waited %" PRIi64 "ms.", timediff_ms);
43125c69 451 }
443a14d8
AG
452 if (ret != SR_OK) {
453 sr_err("Device failed to renumerate.");
454 return SR_ERR;
455 }
c0bf69c2 456 sr_info("Device came back after %" PRIi64 "ms.", timediff_ms);
43125c69 457 } else {
443a14d8 458 sr_info("Firmware upload was not needed.");
2f937611 459 ret = fx2lafw_dev_open(sdi, di);
43125c69
JH
460 }
461
ebc34738 462 if (ret != SR_OK) {
f427daef 463 sr_err("Unable to open device.");
43125c69
JH
464 return SR_ERR;
465 }
378abfea 466
250a78c7 467 ret = libusb_claim_interface(usb->devhdl, USB_INTERFACE);
ebc34738 468 if (ret != 0) {
87b545fb 469 switch (ret) {
0c156e06 470 case LIBUSB_ERROR_BUSY:
f427daef 471 sr_err("Unable to claim USB interface. Another "
b99457f0 472 "program or driver has already claimed it.");
0c156e06 473 break;
0c156e06 474 case LIBUSB_ERROR_NO_DEVICE:
f427daef 475 sr_err("Device has been disconnected.");
0c156e06 476 break;
0c156e06 477 default:
f427daef 478 sr_err("Unable to claim interface: %s.",
d4928d71 479 libusb_error_name(ret));
0c156e06
JH
480 break;
481 }
482
43125c69
JH
483 return SR_ERR;
484 }
485
a7d7f93c 486 if (devc->dslogic) {
b7c53d48 487 if (!strcmp(devc->profile->model, "DSLogic")) {
3fc3fbe4
DA
488 if (devc->dslogic_voltage_threshold == DS_VOLTAGE_RANGE_18_33_V)
489 fpga_firmware = DSLOGIC_FPGA_FIRMWARE_3V3;
490 else
491 fpga_firmware = DSLOGIC_FPGA_FIRMWARE_5V;
492 } else if (!strcmp(devc->profile->model, "DSLogic Pro")){
b7c53d48
DG
493 fpga_firmware = DSLOGIC_PRO_FPGA_FIRMWARE;
494 } else if (!strcmp(devc->profile->model, "DSCope")) {
495 fpga_firmware = DSCOPE_FPGA_FIRMWARE;
496 }
497
3fc3fbe4 498 if ((ret = dslogic_fpga_firmware_upload(sdi, fpga_firmware)) != SR_OK)
a7d7f93c
BV
499 return ret;
500 }
dc9dbe94 501 if (devc->cur_samplerate == 0) {
f92994fd 502 /* Samplerate hasn't been set; default to the slowest one. */
a7d7f93c 503 devc->cur_samplerate = devc->samplerates[0];
f92994fd
JH
504 }
505
f302a082
JH
506 return SR_OK;
507}
508
6078d2c9 509static int dev_close(struct sr_dev_inst *sdi)
f302a082 510{
250a78c7 511 struct sr_usb_dev_inst *usb;
961009b0 512
250a78c7 513 usb = sdi->conn;
9803346f 514
98fec29e 515 if (!usb->devhdl)
25a0f108 516 return SR_ERR;
f1898235 517
5e2c86eb
SA
518 sr_info("fx2lafw: Closing device on %d.%d (logical) / %s (physical) interface %d.",
519 usb->bus, usb->address, sdi->connection_id, USB_INTERFACE);
250a78c7
BV
520 libusb_release_interface(usb->devhdl, USB_INTERFACE);
521 libusb_close(usb->devhdl);
522 usb->devhdl = NULL;
25a0f108 523 sdi->status = SR_ST_INACTIVE;
f1898235 524
f302a082
JH
525 return SR_OK;
526}
527
9803346f
UH
528static int config_get(uint32_t key, GVariant **data,
529 const struct sr_dev_inst *sdi, const struct sr_channel_group *cg)
f302a082 530{
dc9dbe94 531 struct dev_context *devc;
89befd46 532 struct sr_usb_dev_inst *usb;
3fc3fbe4
DA
533 GVariant *range[2];
534 unsigned int i;
89befd46 535 char str[128];
8b35f474 536
53b4680f 537 (void)cg;
8f996b89 538
a920a7d8
ML
539 if (!sdi)
540 return SR_ERR_ARG;
541
542 devc = sdi->priv;
543
584560f1 544 switch (key) {
89befd46 545 case SR_CONF_CONN:
a920a7d8 546 if (!sdi->conn)
38ab8dbe 547 return SR_ERR_ARG;
89befd46
BV
548 usb = sdi->conn;
549 if (usb->address == 255)
550 /* Device still needs to re-enumerate after firmware
551 * upload, so we don't know its (future) address. */
552 return SR_ERR;
553 snprintf(str, 128, "%d.%d", usb->bus, usb->address);
554 *data = g_variant_new_string(str);
555 break;
3fc3fbe4
DA
556 case SR_CONF_VOLTAGE_THRESHOLD:
557 for (i = 0; i < ARRAY_SIZE(volt_thresholds); i++) {
558 if (volt_thresholds[i].range != devc->dslogic_voltage_threshold)
559 continue;
560 range[0] = g_variant_new_double(volt_thresholds[i].low);
561 range[1] = g_variant_new_double(volt_thresholds[i].high);
562 *data = g_variant_new_tuple(range, 2);
563 break;
564 }
565 break;
a920a7d8
ML
566 case SR_CONF_LIMIT_SAMPLES:
567 *data = g_variant_new_uint64(devc->limit_samples);
568 break;
123e1313 569 case SR_CONF_SAMPLERATE:
89befd46 570 *data = g_variant_new_uint64(devc->cur_samplerate);
6e9339aa 571 break;
7bfcb25c
AJ
572 case SR_CONF_CAPTURE_RATIO:
573 *data = g_variant_new_uint64(devc->capture_ratio);
574 break;
ea3a77c7
DA
575 case SR_CONF_EXTERNAL_CLOCK:
576 *data = g_variant_new_boolean(devc->dslogic_external_clock);
577 break;
41dc2547
DA
578 case SR_CONF_CONTINUOUS:
579 *data = g_variant_new_boolean(devc->dslogic_continuous_mode);
580 break;
d9a58763
DA
581 case SR_CONF_CLOCK_EDGE:
582 i = devc->dslogic_clock_edge;
583 if (i >= ARRAY_SIZE(signal_edge_names))
584 return SR_ERR_BUG;
9803346f 585 *data = g_variant_new_string(signal_edge_names[0]);
d9a58763 586 break;
6e9339aa 587 default:
bd6fbf62 588 return SR_ERR_NA;
8b35f474
JH
589 }
590
6e9339aa 591 return SR_OK;
f302a082
JH
592}
593
9803346f
UH
594/*
595 * Helper for mapping a string-typed configuration value to an index
d9a58763
DA
596 * within a table of possible values.
597 */
598static int lookup_index(GVariant *value, const char *const *table, int len)
599{
600 const char *entry;
601 int i;
602
603 entry = g_variant_get_string(value, NULL);
604 if (!entry)
605 return -1;
606
607 /* Linear search is fine for very small tables. */
608 for (i = 0; i < len; i++) {
609 if (strcmp(entry, table[i]) == 0)
610 return i;
611 }
612
613 return -1;
614}
615
9803346f
UH
616static int config_set(uint32_t key, GVariant *data,
617 const struct sr_dev_inst *sdi, const struct sr_channel_group *cg)
f302a082 618{
dc9dbe94 619 struct dev_context *devc;
4d7b36a0 620 uint64_t arg;
65e00366 621 int i, ret;
3fc3fbe4 622 gdouble low, high;
7cb621d4 623
53b4680f 624 (void)cg;
8f996b89 625
1c48000d
ML
626 if (!sdi)
627 return SR_ERR_ARG;
628
e73ffd42
BV
629 if (sdi->status != SR_ST_ACTIVE)
630 return SR_ERR;
631
dc9dbe94 632 devc = sdi->priv;
7cb621d4 633
1c48000d
ML
634 ret = SR_OK;
635
584560f1 636 switch (key) {
93b118da
UH
637 case SR_CONF_SAMPLERATE:
638 arg = g_variant_get_uint64(data);
65e00366
CFS
639 for (i = 0; i < devc->num_samplerates; i++) {
640 if (devc->samplerates[i] == arg) {
93b118da
UH
641 devc->cur_samplerate = arg;
642 break;
4d7b36a0 643 }
93b118da 644 }
65e00366 645 if (i == devc->num_samplerates)
93b118da
UH
646 ret = SR_ERR_ARG;
647 break;
648 case SR_CONF_LIMIT_SAMPLES:
649 devc->limit_samples = g_variant_get_uint64(data);
650 break;
651 case SR_CONF_CAPTURE_RATIO:
652 devc->capture_ratio = g_variant_get_uint64(data);
a5c38703 653 ret = (devc->capture_ratio > 100) ? SR_ERR : SR_OK;
93b118da 654 break;
3fc3fbe4
DA
655 case SR_CONF_VOLTAGE_THRESHOLD:
656 g_variant_get(data, "(dd)", &low, &high);
657 ret = SR_ERR_ARG;
658 for (i = 0; (unsigned int)i < ARRAY_SIZE(volt_thresholds); i++) {
659 if (fabs(volt_thresholds[i].low - low) < 0.1 &&
660 fabs(volt_thresholds[i].high - high) < 0.1) {
661 devc->dslogic_voltage_threshold = volt_thresholds[i].range;
662 break;
663 }
664 }
665 if (!strcmp(devc->profile->model, "DSLogic")) {
666 if (devc->dslogic_voltage_threshold == DS_VOLTAGE_RANGE_5_V)
667 ret = dslogic_fpga_firmware_upload(sdi, DSLOGIC_FPGA_FIRMWARE_5V);
668 else
669 ret = dslogic_fpga_firmware_upload(sdi, DSLOGIC_FPGA_FIRMWARE_3V3);
9803346f 670 } else if (!strcmp(devc->profile->model, "DSLogic Pro")) {
3fc3fbe4
DA
671 ret = dslogic_fpga_firmware_upload(sdi, DSLOGIC_PRO_FPGA_FIRMWARE);
672 }
673 break;
ea3a77c7
DA
674 case SR_CONF_EXTERNAL_CLOCK:
675 devc->dslogic_external_clock = g_variant_get_boolean(data);
676 break;
41dc2547
DA
677 case SR_CONF_CONTINUOUS:
678 devc->dslogic_continuous_mode = g_variant_get_boolean(data);
679 break;
d9a58763
DA
680 case SR_CONF_CLOCK_EDGE:
681 i = lookup_index(data, signal_edge_names,
682 ARRAY_SIZE(signal_edge_names));
683 if (i < 0)
684 return SR_ERR_ARG;
685 devc->dslogic_clock_edge = i;
686 break;
93b118da
UH
687 default:
688 ret = SR_ERR_NA;
7cb621d4
JH
689 }
690
691 return ret;
f302a082
JH
692}
693
9803346f
UH
694static int config_list(uint32_t key, GVariant **data,
695 const struct sr_dev_inst *sdi, const struct sr_channel_group *cg)
a1c743fc 696{
a7d7f93c 697 struct dev_context *devc;
3fc3fbe4 698 GVariant *gvar, *range[2];
d6836bf1 699 GVariantBuilder gvb;
3fc3fbe4 700 unsigned int i;
a1c743fc 701
53b4680f 702 (void)cg;
a1c743fc
BV
703
704 switch (key) {
89befd46 705 case SR_CONF_SCAN_OPTIONS:
584560f1 706 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT32,
a0e0bb41 707 scanopts, ARRAY_SIZE(scanopts), sizeof(uint32_t));
89befd46 708 break;
9a6517d1 709 case SR_CONF_DEVICE_OPTIONS:
9803346f 710 if (!sdi) {
ff6b76a1 711 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT32,
9803346f
UH
712 drvopts, ARRAY_SIZE(drvopts), sizeof(uint32_t));
713 } else {
3fc3fbe4
DA
714 devc = sdi->priv;
715 if (!devc->dslogic)
716 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT32,
717 devopts, ARRAY_SIZE(devopts), sizeof(uint32_t));
718 else
719 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT32,
720 dslogic_devopts, ARRAY_SIZE(dslogic_devopts), sizeof(uint32_t));
721 }
722 break;
723 case SR_CONF_VOLTAGE_THRESHOLD:
9803346f
UH
724 if (!sdi->priv)
725 return SR_ERR_ARG;
3fc3fbe4 726 devc = sdi->priv;
9803346f
UH
727 if (!devc->dslogic)
728 return SR_ERR_NA;
3fc3fbe4
DA
729 g_variant_builder_init(&gvb, G_VARIANT_TYPE_ARRAY);
730 for (i = 0; i < ARRAY_SIZE(volt_thresholds); i++) {
731 range[0] = g_variant_new_double(volt_thresholds[i].low);
732 range[1] = g_variant_new_double(volt_thresholds[i].high);
733 gvar = g_variant_new_tuple(range, 2);
734 g_variant_builder_add_value(&gvb, gvar);
735 }
736 *data = g_variant_builder_end(&gvb);
9a6517d1 737 break;
a1c743fc 738 case SR_CONF_SAMPLERATE:
a7d7f93c 739 devc = sdi->priv;
d6836bf1 740 g_variant_builder_init(&gvb, G_VARIANT_TYPE("a{sv}"));
a7d7f93c
BV
741 gvar = g_variant_new_fixed_array(G_VARIANT_TYPE("t"), devc->samplerates,
742 devc->num_samplerates, sizeof(uint64_t));
d6836bf1
BV
743 g_variant_builder_add(&gvb, "{sv}", "samplerates", gvar);
744 *data = g_variant_builder_end(&gvb);
a1c743fc 745 break;
9615eeb5
BV
746 case SR_CONF_TRIGGER_MATCH:
747 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_INT32,
748 soft_trigger_matches, ARRAY_SIZE(soft_trigger_matches),
749 sizeof(int32_t));
c50277a6 750 break;
d9a58763
DA
751 case SR_CONF_CLOCK_EDGE:
752 *data = g_variant_new_strv(signal_edge_names,
753 ARRAY_SIZE(signal_edge_names));
754 break;
a1c743fc 755 default:
bd6fbf62 756 return SR_ERR_NA;
a1c743fc
BV
757 }
758
759 return SR_OK;
760}
761
1f9813eb 762static int receive_data(int fd, int revents, void *cb_data)
610dbb70
JH
763{
764 struct timeval tv;
b99457f0 765 struct drv_context *drvc;
610dbb70 766
610dbb70
JH
767 (void)fd;
768 (void)revents;
610dbb70 769
1a863916 770 drvc = (struct drv_context *)cb_data;
b99457f0 771
610dbb70 772 tv.tv_sec = tv.tv_usec = 0;
d4abb463 773 libusb_handle_events_timeout(drvc->sr_ctx->libusb_ctx, &tv);
610dbb70
JH
774
775 return TRUE;
776}
777
b9d53092 778static int start_transfers(const struct sr_dev_inst *sdi)
f302a082 779{
dc9dbe94 780 struct dev_context *devc;
250a78c7 781 struct sr_usb_dev_inst *usb;
335122f0 782 struct sr_trigger *trigger;
610dbb70 783 struct libusb_transfer *transfer;
b9d53092
BV
784 unsigned int i, num_transfers;
785 int endpoint, timeout, ret;
610dbb70 786 unsigned char *buf;
b99457f0 787 size_t size;
610dbb70 788
dc9dbe94 789 devc = sdi->priv;
250a78c7 790 usb = sdi->conn;
b99457f0 791
b0ccd64d
BV
792 devc->sent_samples = 0;
793 devc->acq_aborted = FALSE;
dc9dbe94 794 devc->empty_transfer_count = 0;
610dbb70 795
4237fbca 796 if ((trigger = sr_session_trigger_get(sdi->session)) && !devc->dslogic) {
7bfcb25c
AJ
797 int pre_trigger_samples = 0;
798 if (devc->limit_samples > 0)
799 pre_trigger_samples = devc->capture_ratio * devc->limit_samples/100;
800 devc->stl = soft_trigger_logic_new(sdi, trigger, pre_trigger_samples);
98fec29e 801 if (!devc->stl)
7bfcb25c 802 return SR_ERR_MALLOC;
9615eeb5 803 devc->trigger_fired = FALSE;
9615eeb5
BV
804 } else
805 devc->trigger_fired = TRUE;
806
2f937611 807 num_transfers = fx2lafw_get_number_of_transfers(devc);
a04b28ce
DA
808
809 //if (devc->dslogic)
810 // num_transfers = dslogic_get_number_of_transfers(devc);
811
9803346f
UH
812 if (devc->dslogic) {
813 if (devc->cur_samplerate == SR_MHZ(100))
a04b28ce
DA
814 num_transfers = 16;
815 else if (devc->cur_samplerate == SR_MHZ(200))
816 num_transfers = 8;
817 else if (devc->cur_samplerate == SR_MHZ(400))
818 num_transfers = 4;
819 }
820
2f937611 821 size = fx2lafw_get_buffer_size(devc);
2a67abfe 822 devc->submitted_transfers = 0;
5af666a9 823
dc9dbe94 824 devc->transfers = g_try_malloc0(sizeof(*devc->transfers) * num_transfers);
886a52b6 825 if (!devc->transfers) {
f427daef 826 sr_err("USB transfers malloc failed.");
886a52b6
UH
827 return SR_ERR_MALLOC;
828 }
0caa1ef0 829
b9d53092
BV
830 timeout = fx2lafw_get_timeout(devc);
831 endpoint = devc->dslogic ? 6 : 2;
dc9dbe94 832 devc->num_transfers = num_transfers;
5af666a9 833 for (i = 0; i < num_transfers; i++) {
610dbb70 834 if (!(buf = g_try_malloc(size))) {
b99457f0 835 sr_err("USB transfer buffer malloc failed.");
610dbb70
JH
836 return SR_ERR_MALLOC;
837 }
838 transfer = libusb_alloc_transfer(0);
250a78c7 839 libusb_fill_bulk_transfer(transfer, usb->devhdl,
b9d53092 840 endpoint | LIBUSB_ENDPOINT_IN, buf, size,
9615eeb5 841 fx2lafw_receive_transfer, (void *)sdi, timeout);
a04b28ce 842 sr_info("submitting transfer: %d", i);
d4928d71 843 if ((ret = libusb_submit_transfer(transfer)) != 0) {
b99457f0
UH
844 sr_err("Failed to submit transfer: %s.",
845 libusb_error_name(ret));
610dbb70
JH
846 libusb_free_transfer(transfer);
847 g_free(buf);
2f937611 848 fx2lafw_abort_acquisition(devc);
610dbb70
JH
849 return SR_ERR;
850 }
dc9dbe94
BV
851 devc->transfers[i] = transfer;
852 devc->submitted_transfers++;
610dbb70
JH
853 }
854
7e5ccff2
JH
855 if (devc->profile->dev_caps & DEV_CAPS_AX_ANALOG)
856 devc->send_data_proc = mso_send_data_proc;
857 else
858 devc->send_data_proc = la_send_data_proc;
7b5d1c64 859
bee2b016 860 std_session_send_df_header(sdi);
610dbb70 861
b9d53092
BV
862 return SR_OK;
863}
864
55462b8b 865static void LIBUSB_CALL dslogic_trigger_receive(struct libusb_transfer *transfer)
b9d53092
BV
866{
867 const struct sr_dev_inst *sdi;
868 struct dslogic_trigger_pos *tpos;
40ebad35 869 struct dev_context *devc;
b9d53092
BV
870
871 sdi = transfer->user_data;
40ebad35
DA
872 devc = sdi->priv;
873 if (transfer->status == LIBUSB_TRANSFER_CANCELLED) {
874 sr_dbg("Trigger transfer canceled.");
875 /* Terminate session. */
bee2b016 876 std_session_send_df_end(sdi);
40ebad35
DA
877 usb_source_remove(sdi->session, devc->ctx);
878 devc->num_transfers = 0;
879 g_free(devc->transfers);
880 if (devc->stl) {
881 soft_trigger_logic_free(devc->stl);
882 devc->stl = NULL;
883 }
884 } else if (transfer->status == LIBUSB_TRANSFER_COMPLETED
b9d53092
BV
885 && transfer->actual_length == sizeof(struct dslogic_trigger_pos)) {
886 tpos = (struct dslogic_trigger_pos *)transfer->buffer;
9803346f
UH
887 sr_info("tpos real_pos %d ram_saddr %d cnt %d", tpos->real_pos,
888 tpos->ram_saddr, tpos->remain_cnt);
889 devc->trigger_pos = tpos->real_pos;
b9d53092
BV
890 g_free(tpos);
891 start_transfers(sdi);
892 }
b9d53092 893 libusb_free_transfer(transfer);
b9d53092
BV
894}
895
896static int dslogic_trigger_request(const struct sr_dev_inst *sdi)
897{
898 struct sr_usb_dev_inst *usb;
899 struct libusb_transfer *transfer;
900 struct dslogic_trigger_pos *tpos;
40ebad35 901 struct dev_context *devc;
b9d53092
BV
902 int ret;
903
904 usb = sdi->conn;
40ebad35 905 devc = sdi->priv;
b9d53092
BV
906
907 if ((ret = dslogic_stop_acquisition(sdi)) != SR_OK)
908 return ret;
909
910 if ((ret = dslogic_fpga_configure(sdi)) != SR_OK)
911 return ret;
f366e86c 912
9803346f 913 /* If this is a DSLogic Pro, set the voltage threshold. */
3fc3fbe4 914 if (!strcmp(devc->profile->model, "DSLogic Pro")){
9803346f 915 if (devc->dslogic_voltage_threshold == DS_VOLTAGE_RANGE_18_33_V) {
3fc3fbe4 916 dslogic_set_vth(sdi, 1.4);
9803346f 917 } else {
3fc3fbe4
DA
918 dslogic_set_vth(sdi, 3.3);
919 }
920 }
921
b9d53092 922 if ((ret = dslogic_start_acquisition(sdi)) != SR_OK)
ebc34738 923 return ret;
b9d53092
BV
924
925 sr_dbg("Getting trigger.");
926 tpos = g_malloc(sizeof(struct dslogic_trigger_pos));
927 transfer = libusb_alloc_transfer(0);
928 libusb_fill_bulk_transfer(transfer, usb->devhdl, 6 | LIBUSB_ENDPOINT_IN,
929 (unsigned char *)tpos, sizeof(struct dslogic_trigger_pos),
930 dslogic_trigger_receive, (void *)sdi, 0);
931 if ((ret = libusb_submit_transfer(transfer)) < 0) {
932 sr_err("Failed to request trigger: %s.", libusb_error_name(ret));
933 libusb_free_transfer(transfer);
934 g_free(tpos);
935 return SR_ERR;
936 }
937
40ebad35
DA
938 devc->transfers = g_try_malloc0(sizeof(*devc->transfers));
939 if (!devc->transfers) {
940 sr_err("USB trigger_pos transfer malloc failed.");
941 return SR_ERR_MALLOC;
942 }
943 devc->num_transfers = 1;
944 devc->submitted_transfers++;
945 devc->transfers[0] = transfer;
946
b9d53092
BV
947 return ret;
948}
949
7fb90f94
BL
950static int configure_channels(const struct sr_dev_inst *sdi)
951{
952 struct dev_context *devc;
953 const GSList *l;
954 int p;
955 struct sr_channel *ch;
956
957 devc = sdi->priv;
958
959 g_slist_free(devc->enabled_analog_channels);
960 devc->enabled_analog_channels = NULL;
961 memset(devc->ch_enabled, 0, sizeof(devc->ch_enabled));
962
963 for (l = sdi->channels, p = 0; l; l = l->next, p++) {
964 ch = l->data;
965 if ((p <= NUM_CHANNELS) && (ch->type == SR_CHANNEL_ANALOG)) {
966 devc->ch_enabled[p] = ch->enabled;
967 devc->enabled_analog_channels =
968 g_slist_append(devc->enabled_analog_channels, ch);
969 }
970 }
971
972 return SR_OK;
973}
974
695dc859 975static int dev_acquisition_start(const struct sr_dev_inst *sdi)
b9d53092 976{
4f840ce9 977 struct sr_dev_driver *di;
b9d53092
BV
978 struct drv_context *drvc;
979 struct dev_context *devc;
980 int timeout, ret;
7e5ccff2 981 size_t size;
b9d53092
BV
982
983 if (sdi->status != SR_ST_ACTIVE)
984 return SR_ERR_DEV_CLOSED;
985
4f840ce9 986 di = sdi->driver;
41812aca 987 drvc = di->context;
b9d53092
BV
988 devc = sdi->priv;
989
b9d53092 990 devc->ctx = drvc->sr_ctx;
b9d53092
BV
991 devc->sent_samples = 0;
992 devc->empty_transfer_count = 0;
993 devc->acq_aborted = FALSE;
994
7fb90f94
BL
995 if (configure_channels(sdi) != SR_OK) {
996 sr_err("Failed to configure channels.");
997 return SR_ERR;
998 }
999
b9d53092 1000 timeout = fx2lafw_get_timeout(devc);
4f840ce9 1001 usb_source_add(sdi->session, devc->ctx, timeout, receive_data, drvc);
b9d53092
BV
1002
1003 if (devc->dslogic) {
1004 dslogic_trigger_request(sdi);
c442ffda 1005 } else {
7e5ccff2
JH
1006 size = fx2lafw_get_buffer_size(devc);
1007 /* Prepare for analog sampling. */
1008 if (devc->profile->dev_caps & DEV_CAPS_AX_ANALOG) {
1009 /* We need a buffer half the size of a transfer. */
1010 devc->logic_buffer = g_try_malloc(size / 2);
1011 devc->analog_buffer = g_try_malloc(
1012 sizeof(float) * size / 2);
1013 }
b9d53092 1014 start_transfers(sdi);
815e3cb8
SA
1015 if ((ret = fx2lafw_command_start_acquisition(sdi)) != SR_OK) {
1016 fx2lafw_abort_acquisition(devc);
1017 return ret;
1018 }
017375d1
JH
1019 }
1020
f302a082
JH
1021 return SR_OK;
1022}
1023
695dc859 1024static int dev_acquisition_stop(struct sr_dev_inst *sdi)
f302a082 1025{
1a7ff3d0
UH
1026 struct dev_context *devc;
1027
1a7ff3d0
UH
1028 devc = sdi->priv;
1029
1030 if (devc->dslogic)
1031 dslogic_stop_acquisition(sdi);
1032
2f937611 1033 fx2lafw_abort_acquisition(sdi->priv);
5da93902 1034
f302a082
JH
1035 return SR_OK;
1036}
1037
dd5c48a6 1038static struct sr_dev_driver fx2lafw_driver_info = {
f302a082 1039 .name = "fx2lafw",
2e7cb004 1040 .longname = "fx2lafw (generic driver for FX2 based LAs)",
f302a082 1041 .api_version = 1,
c2fdcc25 1042 .init = std_init,
700d6b64 1043 .cleanup = std_cleanup,
6078d2c9 1044 .scan = scan,
c01bf34c 1045 .dev_list = std_dev_list,
7fb90f94 1046 .dev_clear = dev_clear,
035a1078
BV
1047 .config_get = config_get,
1048 .config_set = config_set,
a1c743fc 1049 .config_list = config_list,
6078d2c9
UH
1050 .dev_open = dev_open,
1051 .dev_close = dev_close,
1052 .dev_acquisition_start = dev_acquisition_start,
1053 .dev_acquisition_stop = dev_acquisition_stop,
41812aca 1054 .context = NULL,
f302a082 1055};
dd5c48a6 1056SR_REGISTER_DEV_DRIVER(fx2lafw_driver_info);