]>
Commit | Line | Data |
---|---|---|
3ba56876 | 1 | /* |
2 | * This file is part of the libsigrok project. | |
3 | * | |
4 | * Copyright (C) 2010-2012 Håvard Espeland <gus@ping.uio.no>, | |
5 | * Copyright (C) 2010 Martin Stensgård <mastensg@ping.uio.no> | |
6 | * Copyright (C) 2010 Carl Henrik Lunde <chlunde@ping.uio.no> | |
9334ed6c | 7 | * Copyright (C) 2020 Gerhard Sittig <gerhard.sittig@gmx.net> |
3ba56876 | 8 | * |
9 | * This program is free software: you can redistribute it and/or modify | |
10 | * it under the terms of the GNU General Public License as published by | |
11 | * the Free Software Foundation, either version 3 of the License, or | |
12 | * (at your option) any later version. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program. If not, see <http://www.gnu.org/licenses/>. | |
21 | */ | |
22 | ||
3ba56876 | 23 | #include <config.h> |
24 | #include "protocol.h" | |
25 | ||
3ba56876 | 26 | /* |
27 | * Channel numbers seem to go from 1-16, according to this image: | |
28 | * http://tools.asix.net/img/sigma_sigmacab_pins_720.jpg | |
29 | * (the cable has two additional GND pins, and a TI and TO pin) | |
30 | */ | |
31 | static const char *channel_names[] = { | |
32 | "1", "2", "3", "4", "5", "6", "7", "8", | |
33 | "9", "10", "11", "12", "13", "14", "15", "16", | |
34 | }; | |
35 | ||
53a939ab GS |
36 | static const uint32_t scanopts[] = { |
37 | SR_CONF_CONN, | |
38 | }; | |
39 | ||
3ba56876 | 40 | static const uint32_t drvopts[] = { |
41 | SR_CONF_LOGIC_ANALYZER, | |
42 | }; | |
43 | ||
44 | static const uint32_t devopts[] = { | |
45 | SR_CONF_LIMIT_MSEC | SR_CONF_GET | SR_CONF_SET, | |
2f7e529c | 46 | SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET, |
53a939ab | 47 | SR_CONF_CONN | SR_CONF_GET, |
3ba56876 | 48 | SR_CONF_SAMPLERATE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST, |
de3f7acb | 49 | #if ASIX_SIGMA_WITH_TRIGGER |
3ba56876 | 50 | SR_CONF_TRIGGER_MATCH | SR_CONF_LIST, |
51 | SR_CONF_CAPTURE_RATIO | SR_CONF_GET | SR_CONF_SET, | |
de3f7acb | 52 | #endif |
3ba56876 | 53 | }; |
54 | ||
eac48b34 | 55 | #if ASIX_SIGMA_WITH_TRIGGER |
3ba56876 | 56 | static const int32_t trigger_matches[] = { |
57 | SR_TRIGGER_ZERO, | |
58 | SR_TRIGGER_ONE, | |
59 | SR_TRIGGER_RISING, | |
60 | SR_TRIGGER_FALLING, | |
61 | }; | |
eac48b34 | 62 | #endif |
3ba56876 | 63 | |
3553451f | 64 | static void clear_helper(struct dev_context *devc) |
53279f13 | 65 | { |
53279f13 UH |
66 | ftdi_deinit(&devc->ftdic); |
67 | } | |
68 | ||
3ba56876 | 69 | static int dev_clear(const struct sr_dev_driver *di) |
70 | { | |
9b4d261f GS |
71 | return std_dev_clear_with_callback(di, |
72 | (std_dev_clear_callback)clear_helper); | |
3ba56876 | 73 | } |
74 | ||
53a939ab | 75 | static gboolean bus_addr_in_devices(int bus, int addr, GSList *devs) |
3ba56876 | 76 | { |
53a939ab | 77 | struct sr_usb_dev_inst *usb; |
3ba56876 | 78 | |
53a939ab GS |
79 | for (/* EMPTY */; devs; devs = devs->next) { |
80 | usb = devs->data; | |
81 | if (usb->bus == bus && usb->address == addr) | |
82 | return TRUE; | |
83 | } | |
3ba56876 | 84 | |
53a939ab GS |
85 | return FALSE; |
86 | } | |
3ba56876 | 87 | |
53a939ab GS |
88 | static gboolean known_vid_pid(const struct libusb_device_descriptor *des) |
89 | { | |
9b4d261f GS |
90 | gboolean is_sigma, is_omega; |
91 | ||
53a939ab GS |
92 | if (des->idVendor != USB_VENDOR_ASIX) |
93 | return FALSE; | |
9b4d261f GS |
94 | is_sigma = des->idProduct == USB_PRODUCT_SIGMA; |
95 | is_omega = des->idProduct == USB_PRODUCT_OMEGA; | |
96 | if (!is_sigma && !is_omega) | |
53a939ab GS |
97 | return FALSE; |
98 | return TRUE; | |
99 | } | |
3ba56876 | 100 | |
53a939ab GS |
101 | static GSList *scan(struct sr_dev_driver *di, GSList *options) |
102 | { | |
103 | struct drv_context *drvc; | |
104 | libusb_context *usbctx; | |
105 | const char *conn; | |
106 | GSList *l, *conn_devices; | |
107 | struct sr_config *src; | |
108 | GSList *devices; | |
109 | libusb_device **devlist, *devitem; | |
110 | int bus, addr; | |
111 | struct libusb_device_descriptor des; | |
112 | struct libusb_device_handle *hdl; | |
113 | int ret; | |
114 | char conn_id[20]; | |
115 | char serno_txt[16]; | |
116 | char *end; | |
117 | long serno_num, serno_pre; | |
118 | enum asix_device_type dev_type; | |
119 | const char *dev_text; | |
120 | struct sr_dev_inst *sdi; | |
121 | struct dev_context *devc; | |
122 | size_t devidx, chidx; | |
123 | ||
124 | drvc = di->context; | |
125 | usbctx = drvc->sr_ctx->libusb_ctx; | |
126 | ||
127 | /* Find all devices which match an (optional) conn= spec. */ | |
128 | conn = NULL; | |
129 | for (l = options; l; l = l->next) { | |
130 | src = l->data; | |
131 | switch (src->key) { | |
132 | case SR_CONF_CONN: | |
133 | conn = g_variant_get_string(src->data, NULL); | |
134 | break; | |
135 | } | |
3ba56876 | 136 | } |
53a939ab GS |
137 | conn_devices = NULL; |
138 | if (conn) | |
139 | conn_devices = sr_usb_find(usbctx, conn); | |
140 | if (conn && !conn_devices) | |
141 | return NULL; | |
142 | ||
143 | /* Find all ASIX logic analyzers (which match the connection spec). */ | |
144 | devices = NULL; | |
145 | libusb_get_device_list(usbctx, &devlist); | |
146 | for (devidx = 0; devlist[devidx]; devidx++) { | |
147 | devitem = devlist[devidx]; | |
148 | ||
149 | /* Check for connection match if a user spec was given. */ | |
150 | bus = libusb_get_bus_number(devitem); | |
151 | addr = libusb_get_device_address(devitem); | |
152 | if (conn && !bus_addr_in_devices(bus, addr, conn_devices)) | |
153 | continue; | |
154 | snprintf(conn_id, sizeof(conn_id), "%d.%d", bus, addr); | |
155 | ||
156 | /* | |
157 | * Check for known VID:PID pairs. Get the serial number, | |
158 | * to then derive the device type from it. | |
159 | */ | |
160 | libusb_get_device_descriptor(devitem, &des); | |
161 | if (!known_vid_pid(&des)) | |
162 | continue; | |
163 | if (!des.iSerialNumber) { | |
164 | sr_warn("Cannot get serial number (index 0)."); | |
165 | continue; | |
166 | } | |
167 | ret = libusb_open(devitem, &hdl); | |
168 | if (ret < 0) { | |
169 | sr_warn("Cannot open USB device %04x.%04x: %s.", | |
170 | des.idVendor, des.idProduct, | |
171 | libusb_error_name(ret)); | |
172 | continue; | |
173 | } | |
174 | ret = libusb_get_string_descriptor_ascii(hdl, | |
175 | des.iSerialNumber, | |
176 | (unsigned char *)serno_txt, sizeof(serno_txt)); | |
177 | if (ret < 0) { | |
178 | sr_warn("Cannot get serial number (%s).", | |
179 | libusb_error_name(ret)); | |
180 | libusb_close(hdl); | |
181 | continue; | |
182 | } | |
183 | libusb_close(hdl); | |
184 | ||
185 | /* | |
186 | * All ASIX logic analyzers have a serial number, which | |
187 | * reads as a hex number, and tells the device type. | |
188 | */ | |
189 | ret = sr_atol_base(serno_txt, &serno_num, &end, 16); | |
190 | if (ret != SR_OK || !end || *end) { | |
191 | sr_warn("Cannot interpret serial number %s.", serno_txt); | |
192 | continue; | |
193 | } | |
194 | dev_type = ASIX_TYPE_NONE; | |
195 | dev_text = NULL; | |
196 | serno_pre = serno_num >> 16; | |
197 | switch (serno_pre) { | |
198 | case 0xa601: | |
199 | dev_type = ASIX_TYPE_SIGMA; | |
200 | dev_text = "SIGMA"; | |
201 | sr_info("Found SIGMA, serno %s.", serno_txt); | |
202 | break; | |
203 | case 0xa602: | |
204 | dev_type = ASIX_TYPE_SIGMA; | |
205 | dev_text = "SIGMA2"; | |
206 | sr_info("Found SIGMA2, serno %s.", serno_txt); | |
207 | break; | |
208 | case 0xa603: | |
209 | dev_type = ASIX_TYPE_OMEGA; | |
210 | dev_text = "OMEGA"; | |
211 | sr_info("Found OMEGA, serno %s.", serno_txt); | |
212 | if (!ASIX_WITH_OMEGA) { | |
213 | sr_warn("OMEGA support is not implemented yet."); | |
214 | continue; | |
215 | } | |
216 | break; | |
217 | default: | |
218 | sr_warn("Unknown serno %s, skipping.", serno_txt); | |
219 | continue; | |
220 | } | |
221 | ||
222 | /* Create a device instance, add it to the result set. */ | |
223 | ||
224 | sdi = g_malloc0(sizeof(*sdi)); | |
225 | devices = g_slist_append(devices, sdi); | |
226 | sdi->status = SR_ST_INITIALIZING; | |
227 | sdi->vendor = g_strdup("ASIX"); | |
228 | sdi->model = g_strdup(dev_text); | |
229 | sdi->serial_num = g_strdup(serno_txt); | |
230 | sdi->connection_id = g_strdup(conn_id); | |
231 | for (chidx = 0; chidx < ARRAY_SIZE(channel_names); chidx++) | |
232 | sr_channel_new(sdi, chidx, SR_CHANNEL_LOGIC, | |
233 | TRUE, channel_names[chidx]); | |
234 | ||
235 | devc = g_malloc0(sizeof(*devc)); | |
236 | sdi->priv = devc; | |
237 | devc->id.vid = des.idVendor; | |
238 | devc->id.pid = des.idProduct; | |
239 | devc->id.serno = serno_num; | |
240 | devc->id.prefix = serno_pre; | |
241 | devc->id.type = dev_type; | |
5e78a564 GS |
242 | devc->samplerate = samplerates[0]; |
243 | sr_sw_limits_init(&devc->cfg_limits); | |
80e717b3 | 244 | devc->firmware_idx = SIGMA_FW_NONE; |
53a939ab GS |
245 | devc->capture_ratio = 50; |
246 | devc->use_triggers = 0; | |
3ba56876 | 247 | } |
53a939ab GS |
248 | libusb_free_device_list(devlist, 1); |
249 | g_slist_free_full(conn_devices, (GDestroyNotify)sr_usb_dev_inst_free); | |
3ba56876 | 250 | |
53a939ab | 251 | return std_scan_complete(di, devices); |
3ba56876 | 252 | } |
253 | ||
3ba56876 | 254 | static int dev_open(struct sr_dev_inst *sdi) |
255 | { | |
256 | struct dev_context *devc; | |
53a939ab GS |
257 | long vid, pid; |
258 | const char *serno; | |
3ba56876 | 259 | int ret; |
260 | ||
261 | devc = sdi->priv; | |
262 | ||
53a939ab GS |
263 | if (devc->id.type == ASIX_TYPE_OMEGA && !ASIX_WITH_OMEGA) { |
264 | sr_err("OMEGA support is not implemented yet."); | |
265 | return SR_ERR_NA; | |
266 | } | |
267 | vid = devc->id.vid; | |
268 | pid = devc->id.pid; | |
269 | serno = sdi->serial_num; | |
270 | ||
271 | ret = ftdi_init(&devc->ftdic); | |
272 | if (ret < 0) { | |
273 | sr_err("Cannot initialize FTDI context (%d): %s.", | |
274 | ret, ftdi_get_error_string(&devc->ftdic)); | |
275 | return SR_ERR_IO; | |
276 | } | |
277 | ret = ftdi_usb_open_desc_index(&devc->ftdic, vid, pid, NULL, serno, 0); | |
278 | if (ret < 0) { | |
279 | sr_err("Cannot open device (%d): %s.", | |
280 | ret, ftdi_get_error_string(&devc->ftdic)); | |
281 | return SR_ERR_IO; | |
3ba56876 | 282 | } |
283 | ||
3ba56876 | 284 | return SR_OK; |
285 | } | |
286 | ||
287 | static int dev_close(struct sr_dev_inst *sdi) | |
288 | { | |
289 | struct dev_context *devc; | |
53a939ab | 290 | int ret; |
3ba56876 | 291 | |
292 | devc = sdi->priv; | |
293 | ||
53a939ab GS |
294 | ret = ftdi_usb_close(&devc->ftdic); |
295 | ftdi_deinit(&devc->ftdic); | |
296 | ||
297 | return (ret == 0) ? SR_OK : SR_ERR; | |
3ba56876 | 298 | } |
299 | ||
dd7a72ea UH |
300 | static int config_get(uint32_t key, GVariant **data, |
301 | const struct sr_dev_inst *sdi, const struct sr_channel_group *cg) | |
3ba56876 | 302 | { |
303 | struct dev_context *devc; | |
304 | ||
305 | (void)cg; | |
306 | ||
307 | if (!sdi) | |
308 | return SR_ERR; | |
309 | devc = sdi->priv; | |
310 | ||
311 | switch (key) { | |
53a939ab GS |
312 | case SR_CONF_CONN: |
313 | *data = g_variant_new_string(sdi->connection_id); | |
314 | break; | |
3ba56876 | 315 | case SR_CONF_SAMPLERATE: |
5e78a564 | 316 | *data = g_variant_new_uint64(devc->samplerate); |
3ba56876 | 317 | break; |
318 | case SR_CONF_LIMIT_MSEC: | |
2f7e529c | 319 | case SR_CONF_LIMIT_SAMPLES: |
5e78a564 | 320 | return sr_sw_limits_config_get(&devc->cfg_limits, key, data); |
de3f7acb | 321 | #if ASIX_SIGMA_WITH_TRIGGER |
3ba56876 | 322 | case SR_CONF_CAPTURE_RATIO: |
323 | *data = g_variant_new_uint64(devc->capture_ratio); | |
324 | break; | |
de3f7acb | 325 | #endif |
3ba56876 | 326 | default: |
327 | return SR_ERR_NA; | |
328 | } | |
329 | ||
330 | return SR_OK; | |
331 | } | |
332 | ||
dd7a72ea UH |
333 | static int config_set(uint32_t key, GVariant *data, |
334 | const struct sr_dev_inst *sdi, const struct sr_channel_group *cg) | |
3ba56876 | 335 | { |
336 | struct dev_context *devc; | |
5e78a564 GS |
337 | int ret; |
338 | uint64_t want_rate, have_rate; | |
3ba56876 | 339 | |
340 | (void)cg; | |
341 | ||
3ba56876 | 342 | devc = sdi->priv; |
343 | ||
3ba56876 | 344 | switch (key) { |
345 | case SR_CONF_SAMPLERATE: | |
5e78a564 GS |
346 | want_rate = g_variant_get_uint64(data); |
347 | ret = sigma_normalize_samplerate(want_rate, &have_rate); | |
348 | if (ret != SR_OK) | |
349 | return ret; | |
350 | if (have_rate != want_rate) { | |
351 | char *text_want, *text_have; | |
352 | text_want = sr_samplerate_string(want_rate); | |
353 | text_have = sr_samplerate_string(have_rate); | |
354 | sr_info("Adjusted samplerate %s to %s.", | |
355 | text_want, text_have); | |
356 | g_free(text_want); | |
357 | g_free(text_have); | |
358 | } | |
359 | devc->samplerate = have_rate; | |
3ba56876 | 360 | break; |
5e78a564 | 361 | case SR_CONF_LIMIT_MSEC: |
3ba56876 | 362 | case SR_CONF_LIMIT_SAMPLES: |
5e78a564 | 363 | return sr_sw_limits_config_set(&devc->cfg_limits, key, data); |
de3f7acb | 364 | #if ASIX_SIGMA_WITH_TRIGGER |
3ba56876 | 365 | case SR_CONF_CAPTURE_RATIO: |
efad7ccc | 366 | devc->capture_ratio = g_variant_get_uint64(data); |
3ba56876 | 367 | break; |
de3f7acb | 368 | #endif |
3ba56876 | 369 | default: |
758906aa | 370 | return SR_ERR_NA; |
3ba56876 | 371 | } |
372 | ||
758906aa | 373 | return SR_OK; |
3ba56876 | 374 | } |
375 | ||
dd7a72ea UH |
376 | static int config_list(uint32_t key, GVariant **data, |
377 | const struct sr_dev_inst *sdi, const struct sr_channel_group *cg) | |
3ba56876 | 378 | { |
3ba56876 | 379 | switch (key) { |
53a939ab | 380 | case SR_CONF_SCAN_OPTIONS: |
3ba56876 | 381 | case SR_CONF_DEVICE_OPTIONS: |
53a939ab GS |
382 | if (cg) |
383 | return SR_ERR_NA; | |
9b4d261f GS |
384 | return STD_CONFIG_LIST(key, data, sdi, cg, |
385 | scanopts, drvopts, devopts); | |
3ba56876 | 386 | case SR_CONF_SAMPLERATE: |
463160cb | 387 | *data = std_gvar_samplerates(samplerates, samplerates_count); |
3ba56876 | 388 | break; |
de3f7acb | 389 | #if ASIX_SIGMA_WITH_TRIGGER |
3ba56876 | 390 | case SR_CONF_TRIGGER_MATCH: |
53012da6 | 391 | *data = std_gvar_array_i32(ARRAY_AND_SIZE(trigger_matches)); |
3ba56876 | 392 | break; |
de3f7acb | 393 | #endif |
3ba56876 | 394 | default: |
395 | return SR_ERR_NA; | |
396 | } | |
397 | ||
398 | return SR_OK; | |
399 | } | |
400 | ||
695dc859 | 401 | static int dev_acquisition_start(const struct sr_dev_inst *sdi) |
3ba56876 | 402 | { |
403 | struct dev_context *devc; | |
404 | struct clockselect_50 clockselect; | |
8256ed15 | 405 | int triggerpin, ret; |
f06fb3e9 | 406 | uint8_t triggerselect; |
3ba56876 | 407 | struct triggerinout triggerinout_conf; |
408 | struct triggerlut lut; | |
a53b8e4d GS |
409 | uint8_t regval, trgconf_bytes[2], clock_bytes[4], *wrptr; |
410 | size_t count; | |
3ba56876 | 411 | |
3ba56876 | 412 | devc = sdi->priv; |
413 | ||
5e78a564 GS |
414 | /* |
415 | * Setup the device's samplerate from the value which up to now | |
416 | * just got checked and stored. As a byproduct this can pick and | |
417 | * send firmware to the device, reduce the number of available | |
418 | * logic channels, etc. | |
419 | * | |
420 | * Determine an acquisition timeout from optionally configured | |
421 | * sample count or time limits. Which depends on the samplerate. | |
422 | */ | |
423 | ret = sigma_set_samplerate(sdi); | |
424 | if (ret != SR_OK) | |
425 | return ret; | |
426 | ret = sigma_set_acquire_timeout(devc); | |
427 | if (ret != SR_OK) | |
428 | return ret; | |
429 | ||
88a5f9ea GS |
430 | ret = sigma_convert_trigger(sdi); |
431 | if (ret != SR_OK) { | |
432 | sr_err("Could not configure triggers."); | |
433 | return ret; | |
3ba56876 | 434 | } |
435 | ||
3ba56876 | 436 | /* Enter trigger programming mode. */ |
88a5f9ea GS |
437 | ret = sigma_set_register(devc, WRITE_TRIGGER_SELECT2, 0x20); |
438 | if (ret != SR_OK) | |
439 | return ret; | |
3ba56876 | 440 | |
f06fb3e9 | 441 | triggerselect = 0; |
5e78a564 | 442 | if (devc->samplerate >= SR_MHZ(100)) { |
f06fb3e9 | 443 | /* 100 and 200 MHz mode. */ |
88a5f9ea GS |
444 | ret = sigma_set_register(devc, WRITE_TRIGGER_SELECT2, 0x81); |
445 | if (ret != SR_OK) | |
446 | return ret; | |
3ba56876 | 447 | |
448 | /* Find which pin to trigger on from mask. */ | |
9b4d261f GS |
449 | for (triggerpin = 0; triggerpin < 8; triggerpin++) { |
450 | if (devc->trigger.risingmask & (1 << triggerpin)) | |
451 | break; | |
452 | if (devc->trigger.fallingmask & (1 << triggerpin)) | |
3ba56876 | 453 | break; |
9b4d261f | 454 | } |
3ba56876 | 455 | |
456 | /* Set trigger pin and light LED on trigger. */ | |
a53b8e4d | 457 | triggerselect = TRGSEL2_LEDSEL1 | (triggerpin & 0x7); |
3ba56876 | 458 | |
459 | /* Default rising edge. */ | |
460 | if (devc->trigger.fallingmask) | |
461 | triggerselect |= 1 << 3; | |
462 | ||
5e78a564 | 463 | } else if (devc->samplerate <= SR_MHZ(50)) { |
f06fb3e9 | 464 | /* All other modes. */ |
88a5f9ea GS |
465 | ret = sigma_build_basic_trigger(devc, &lut); |
466 | if (ret != SR_OK) | |
467 | return ret; | |
3ba56876 | 468 | |
88a5f9ea GS |
469 | ret = sigma_write_trigger_lut(devc, &lut); |
470 | if (ret != SR_OK) | |
471 | return ret; | |
3ba56876 | 472 | |
a53b8e4d | 473 | triggerselect = TRGSEL2_LEDSEL1 | TRGSEL2_LEDSEL0; |
3ba56876 | 474 | } |
475 | ||
476 | /* Setup trigger in and out pins to default values. */ | |
5c231fc4 | 477 | memset(&triggerinout_conf, 0, sizeof(triggerinout_conf)); |
3ba56876 | 478 | triggerinout_conf.trgout_bytrigger = 1; |
479 | triggerinout_conf.trgout_enable = 1; | |
a53b8e4d GS |
480 | /* TODO |
481 | * Verify the correctness of this implementation. The previous | |
482 | * version used to assign to a C language struct with bit fields | |
483 | * which is highly non-portable and hard to guess the resulting | |
484 | * raw memory layout or wire transfer content. The C struct's | |
485 | * field names did not match the vendor documentation's names. | |
486 | * Which means that I could not verify "on paper" either. Let's | |
487 | * re-visit this code later during research for trigger support. | |
488 | */ | |
489 | wrptr = trgconf_bytes; | |
490 | regval = 0; | |
491 | if (triggerinout_conf.trgout_bytrigger) | |
492 | regval |= TRGOPT_TRGOOUTEN; | |
493 | write_u8_inc(&wrptr, regval); | |
494 | regval &= ~TRGOPT_CLEAR_MASK; | |
495 | if (triggerinout_conf.trgout_enable) | |
496 | regval |= TRGOPT_TRGOEN; | |
497 | write_u8_inc(&wrptr, regval); | |
498 | count = wrptr - trgconf_bytes; | |
88a5f9ea GS |
499 | ret = sigma_write_register(devc, WRITE_TRIGGER_OPTION, |
500 | trgconf_bytes, count); | |
501 | if (ret != SR_OK) | |
502 | return ret; | |
a53b8e4d GS |
503 | |
504 | /* Leave trigger programming mode. */ | |
88a5f9ea GS |
505 | ret = sigma_set_register(devc, WRITE_TRIGGER_SELECT2, triggerselect); |
506 | if (ret != SR_OK) | |
507 | return ret; | |
3ba56876 | 508 | |
509 | /* Set clock select register. */ | |
8256ed15 | 510 | clockselect.async = 0; |
a53b8e4d | 511 | clockselect.fraction = 1; /* Divider 1. */ |
8256ed15 | 512 | clockselect.disabled_channels = 0x0000; /* All channels enabled. */ |
5e78a564 | 513 | if (devc->samplerate == SR_MHZ(200)) { |
3ba56876 | 514 | /* Enable 4 channels. */ |
a53b8e4d | 515 | clockselect.disabled_channels = 0xfff0; |
5e78a564 | 516 | } else if (devc->samplerate == SR_MHZ(100)) { |
3ba56876 | 517 | /* Enable 8 channels. */ |
a53b8e4d | 518 | clockselect.disabled_channels = 0xff00; |
8256ed15 | 519 | } else { |
3ba56876 | 520 | /* |
8256ed15 GS |
521 | * 50 MHz mode, or fraction thereof. The 50MHz reference |
522 | * can get divided by any integer in the range 1 to 256. | |
523 | * Divider minus 1 gets written to the hardware. | |
524 | * (The driver lists a discrete set of sample rates, but | |
525 | * all of them fit the above description.) | |
3ba56876 | 526 | */ |
a53b8e4d | 527 | clockselect.fraction = SR_MHZ(50) / devc->samplerate; |
3ba56876 | 528 | } |
a53b8e4d GS |
529 | wrptr = clock_bytes; |
530 | write_u8_inc(&wrptr, clockselect.async); | |
531 | write_u8_inc(&wrptr, clockselect.fraction - 1); | |
532 | write_u16be_inc(&wrptr, clockselect.disabled_channels); | |
533 | count = wrptr - clock_bytes; | |
88a5f9ea GS |
534 | ret = sigma_write_register(devc, WRITE_CLOCK_SELECT, clock_bytes, count); |
535 | if (ret != SR_OK) | |
536 | return ret; | |
3ba56876 | 537 | |
538 | /* Setup maximum post trigger time. */ | |
88a5f9ea | 539 | ret = sigma_set_register(devc, WRITE_POST_TRIGGER, |
9b4d261f | 540 | (devc->capture_ratio * 255) / 100); |
88a5f9ea GS |
541 | if (ret != SR_OK) |
542 | return ret; | |
3ba56876 | 543 | |
544 | /* Start acqusition. */ | |
9b4d261f | 545 | regval = WMR_TRGRES | WMR_SDRAMWRITEEN; |
22f64ed8 GS |
546 | #if ASIX_SIGMA_WITH_TRIGGER |
547 | regval |= WMR_TRGEN; | |
548 | #endif | |
88a5f9ea GS |
549 | ret = sigma_set_register(devc, WRITE_MODE, regval); |
550 | if (ret != SR_OK) | |
551 | return ret; | |
3ba56876 | 552 | |
88a5f9ea GS |
553 | ret = std_session_send_df_header(sdi); |
554 | if (ret != SR_OK) | |
555 | return ret; | |
3ba56876 | 556 | |
557 | /* Add capture source. */ | |
88a5f9ea | 558 | ret = sr_session_source_add(sdi->session, -1, 0, 10, |
9b4d261f | 559 | sigma_receive_data, (void *)sdi); |
88a5f9ea GS |
560 | if (ret != SR_OK) |
561 | return ret; | |
3ba56876 | 562 | |
563 | devc->state.state = SIGMA_CAPTURE; | |
564 | ||
565 | return SR_OK; | |
566 | } | |
567 | ||
695dc859 | 568 | static int dev_acquisition_stop(struct sr_dev_inst *sdi) |
3ba56876 | 569 | { |
570 | struct dev_context *devc; | |
571 | ||
3ba56876 | 572 | devc = sdi->priv; |
3ba56876 | 573 | |
dde0175d GS |
574 | /* |
575 | * When acquisition is currently running, keep the receive | |
576 | * routine registered and have it stop the acquisition upon the | |
577 | * next invocation. Else unregister the receive routine here | |
578 | * already. The detour is required to have sample data retrieved | |
579 | * for forced acquisition stops. | |
580 | */ | |
581 | if (devc->state.state == SIGMA_CAPTURE) { | |
582 | devc->state.state = SIGMA_STOPPING; | |
583 | } else { | |
584 | devc->state.state = SIGMA_IDLE; | |
88a5f9ea | 585 | (void)sr_session_source_remove(sdi->session, -1); |
dde0175d | 586 | } |
3ba56876 | 587 | |
588 | return SR_OK; | |
589 | } | |
590 | ||
dd5c48a6 | 591 | static struct sr_dev_driver asix_sigma_driver_info = { |
3ba56876 | 592 | .name = "asix-sigma", |
593 | .longname = "ASIX SIGMA/SIGMA2", | |
594 | .api_version = 1, | |
c2fdcc25 | 595 | .init = std_init, |
700d6b64 | 596 | .cleanup = std_cleanup, |
3ba56876 | 597 | .scan = scan, |
c01bf34c | 598 | .dev_list = std_dev_list, |
3ba56876 | 599 | .dev_clear = dev_clear, |
600 | .config_get = config_get, | |
601 | .config_set = config_set, | |
602 | .config_list = config_list, | |
603 | .dev_open = dev_open, | |
604 | .dev_close = dev_close, | |
605 | .dev_acquisition_start = dev_acquisition_start, | |
606 | .dev_acquisition_stop = dev_acquisition_stop, | |
607 | .context = NULL, | |
608 | }; | |
dd5c48a6 | 609 | SR_REGISTER_DEV_DRIVER(asix_sigma_driver_info); |