Difference between revisions of "ASIX SIGMA / SIGMA2"

From sigrok
Jump to navigation Jump to search
(Undo revision 11991 by Cezar (talk))
Line 40: Line 40:
=== ASIX SIGMA 2 ===
=== ASIX SIGMA 2 ===
<gallery>
<gallery>
File:Omega-Top.jpg
File:ASIX SIGMA 2 back.jpg
File:Omega-Bottom.jpg
File:ASIX SIGMA 2 USB.jpg
File:ASIX SIGMA 2 header.jpg
File:ASIX SIGMA 2 PCB top.jpg
File:ASIX SIGMA 2 PCB bottom.jpg
</gallery>
</gallery>



Revision as of 21:45, 4 November 2016

ASIX SIGMA / SIGMA2
ASIX SIGMA 2.png
Status supported
Source code asix-sigma
Channels 16
Samplerate 200MHz @ 4ch, 100MHz @ 8ch, 50MHz @ 16ch
Samplerate (state) 50MHz
Triggers value, edge, duration, sequence, counter, logical ops
Min/max voltage -0.3V — 5.5V
Threshold voltage Fixed: VIH=2.0V, VIL=0.8V (suitable for TTL, LVTTL, 2.7-5.5V CMOS)
Memory 32MByte (SDRAM)
Compression "real-time hardware data compression"
Website asix.net

The ASIX SIGMA/SIGMA2 is a USB-based, 16-channel logic analyzer with up to 200MHz sampling rate.

See ASIX SIGMA/Info for more details (such as lsusb -vvv output) about the device.

Many thanks to the vendor (ASIX) for providing information on the protocol used to communicate with the device and for releasing the device's firmware / FPGA bitstreams under a license which allows us to distribute the files.

Hardware

  • Xilinx Spartan XC3S50
  • FTDI FT245RL
  • 2x TI SN74LVC245AN
  • MT 48LCI6MI6A2
  • ...

Photos

ASIX SIGMA

ASIX SIGMA 2

Documentation

The ASIX SIGMA/SIGMA2 firmware files are generously provided by the vendor for distribution. As a result, the device works out of the box with sigrok. Trigger support has been implemented in 100MHz and 200MHz modes for rising/falling edges. In other modes, users can specify additional trigger values, listed in the table below.

NOTE: In 50MHz mode, the device uses an internal 8-bit integer divider. The sample rate is therefore 50MHz/n , where n = 1...256 . The table below matches sigrok's current representation and will need to be changed.

Samplerate Number of probes Trigger support
200 kHz 16 Edge of two probes, state, boolean expression1
250 kHz 16 Edge of two probes, state, boolean expression1
500 kHz 16 Edge of two probes, state, boolean expression1
1 MHz 16 Edge of two probes, state, boolean expression1
5 MHz 16 Edge of two probes, state, boolean expression1
10 MHz 16 Edge of two probes, state, boolean expression1
25 MHz 16 Edge of two probes, state, boolean expression1
50 MHz 16 Edge of two probes, state, boolean expression1
100 MHz 8 Edge of one probe
200 MHz 4 Edge of one probe

1 Boolean expression feature not implemented in sigrok yet.

Example usage

An example that captures from 4 probes, for 100ms at 10MHz, with trigger condition 1:high, 2:rising, 3:low, 4:high.

$ sigrok-cli --driver asix-sigma --config samplerate=10m --wait-trigger \
  --triggers 1=1,2=r,3=0,4=1 --output-format bits --probes 1-4 --time 100ms

Firmware

The firmware files (FPGA bitstreams) for the ASIX SIGMA/SIGMA2 have been provided by the vendor under a license which allows redistribution, and are available from the sigrok-firmware repository. See Firmware for installation instructions.

Differences between SIGMA and SIGMA2

The hardware of SIGMA and SIGMA2 is almost identical, up to few exceptions:

  • Seven one-color LEDs were replaced with two two-color LEDs.
  • A button was added. It can be used to start, stop, trigger.
  • The SIGMA has input TTLs in DIL sockets, SIGMA2 is has input TTLs in SMD package.

The new hardware revision requires the new firmware files to support the button and the different LED wiring. The new firmware is usable for both SIGMA and SIGMA2. However, the new hardware revision cannot work with the old firmware files.

Resources