Difference between revisions of "Protocol decoder:Sae j1850 vpw"

From sigrok
Jump to navigation Jump to search
(add info box, add category, move links to resources)
(update screenshot, example screen output)
 
(2 intermediate revisions by the same user not shown)
Line 3: Line 3:
| name            = SAE J1850 VPW
| name            = SAE J1850 VPW
| description    = SAE J1850 Variable Pulse Width 1x and 4x.
| description    = SAE J1850 Variable Pulse Width 1x and 4x.
| status          = planned
| status          = supported
| license        = GPLv2+
| license        = GPLv2+
| source_code_dir = sae_j1850_vpw
| source_code_dir = sae_j1850_vpw
| input          = logic
| input          = logic
| output          =  
| output          = —
| probes          = data
| probes          = data
| image          = [[File:sae_j1850_vpw_mugshot.png|250px]]
| info            =  
| info            =  
}}
}}
Line 18: Line 19:
* VPW (Variable Pulse Width), 10.4 kb/s, typically used by General Motors.
* VPW (Variable Pulse Width), 10.4 kb/s, typically used by General Motors.
The way the bits are represented on the bus and voltage level is different between them. This decoder is for the VPW variety.
The way the bits are represented on the bus and voltage level is different between them. This decoder is for the VPW variety.
= Example use =
<small>
  $ sigrok-cli -i P01_bench_by_itself.sr -P sae_j1850_vpw:data=D0 -A sae_j1850_vpw=fields --protocol-decoder-ann-class
  ...
  sae_j1850_vpw-1: prio: 88
  sae_j1850_vpw-1: dest: 15
  sae_j1850_vpw-1: src: 10
  sae_j1850_vpw-1: mode: 01
  sae_j1850_vpw-1: csum: c8
  sae_j1850_vpw-1: prio: 88
  sae_j1850_vpw-1: dest: 1b
  sae_j1850_vpw-1: src: 10
  sae_j1850_vpw-1: mode: 10
  sae_j1850_vpw-1: data: 00 00
  sae_j1850_vpw-1: csum: 46
  sae_j1850_vpw-1: prio: 8a
  sae_j1850_vpw-1: dest: ea
  sae_j1850_vpw-1: src: 10
  sae_j1850_vpw-1: mode: 20
  sae_j1850_vpw-1: data: 8a 00
  sae_j1850_vpw-1: csum: 10
  ...
</small>
[[File:Sae_j1850_vpw_mugshot.png|800px|center|SAE J1850 VPW in the GUI application]]


= Resources =
= Resources =

Latest revision as of 22:08, 30 July 2023

sae_j1850_vpw
Sae j1850 vpw mugshot.png
Name SAE J1850 VPW
Description SAE J1850 Variable Pulse Width 1x and 4x.
Status supported
License GPLv2+
Source code decoders/sae_j1850_vpw
Input logic
Output —
Probes data

SAE J1850 VPW is one of several signal protocols mandated by OBD2/EOBD legislation, which requires automotive vehicle manufacturers from 1996 (USA) or 2001 (Europe) to provide access to the vehicles data bus via a standard 16 pin SAE J1962 connector. The purpose originally being to allow testing and diagnostics from the "on-board diagnostic" capabilities (which were also required by the legislation), of the control module responsible for the vehicles emission control system (typically the PCM, Powertrain Control Module). However the VPW databus also serves many other purposes.

SAE J1850 came in 2 varieties:

  • PWM (Pulse Width Modulation), 41.6 kb/s, typically used by Ford.
  • VPW (Variable Pulse Width), 10.4 kb/s, typically used by General Motors.

The way the bits are represented on the bus and voltage level is different between them. This decoder is for the VPW variety.

Example use

 $ sigrok-cli -i P01_bench_by_itself.sr -P sae_j1850_vpw:data=D0 -A sae_j1850_vpw=fields --protocol-decoder-ann-class 
 ...
 sae_j1850_vpw-1: prio: 88
 sae_j1850_vpw-1: dest: 15
 sae_j1850_vpw-1: src: 10
 sae_j1850_vpw-1: mode: 01
 sae_j1850_vpw-1: csum: c8
 sae_j1850_vpw-1: prio: 88
 sae_j1850_vpw-1: dest: 1b
 sae_j1850_vpw-1: src: 10
 sae_j1850_vpw-1: mode: 10
 sae_j1850_vpw-1: data: 00 00
 sae_j1850_vpw-1: csum: 46
 sae_j1850_vpw-1: prio: 8a
 sae_j1850_vpw-1: dest: ea
 sae_j1850_vpw-1: src: 10
 sae_j1850_vpw-1: mode: 20
 sae_j1850_vpw-1: data: 8a 00
 sae_j1850_vpw-1: csum: 10
 ...

SAE J1850 VPW in the GUI application

Resources

Retrieved from "https://sigrok.org/w/index.php?title=Protocol_decoder:Sae_j1850_vpw&oldid=16583"