Difference between revisions of "Instrustar MDSO-LA"

From sigrok
Jump to navigation Jump to search
m
 
(5 intermediate revisions by the same user not shown)
Line 2: Line 2:
| image              = [[File:Instrustar_MDSO-LA.jpeg|180px]]
| image              = [[File:Instrustar_MDSO-LA.jpeg|180px]]
| name                = Instrustar MDSO-LA
| name                = Instrustar MDSO-LA
| status              = planned
| status              = supported
| source_code_dir    =  
| source_code_dir    =  
| channels            = 2
| channels            = 2
Line 18: Line 18:
}}
}}


The '''Instrustar MDSO-LA''' is a USB-based
The '''Instrustar MDSO-LA''' is a USB-based, same hardware as [[YiXingDianZi MDSO]] except that add the logic analyzer and a double eeprom to provide 2 different VID/PID.
* 2-channel oscilloscope with an analog bandwidth of 20MS/s and 48MS/s sampling rate,
* 2-channel oscilloscope with an analog bandwidth of 20MS/s and 48MS/s sampling rate,
* 8/16-channel logic analyzer with a max. sampling rate of 24MHz.
* 8/16-channel logic analyzer with a max. sampling rate of 24MHz.
Line 27: Line 27:
* '''256-byte I²C EEPROM''': 2x [http://www.microchip.com/wwwproducts/en/24LC02B Microchip 24LC02BI] ([http://ww1.microchip.com/downloads/en/DeviceDoc/21709J.pdf datasheet])
* '''256-byte I²C EEPROM''': 2x [http://www.microchip.com/wwwproducts/en/24LC02B Microchip 24LC02BI] ([http://ww1.microchip.com/downloads/en/DeviceDoc/21709J.pdf datasheet])
* '''16-Bit bus transceiver with 3-state outputs''': [http://www.ti.com/product/sn74lvc16245a TI SN74LVC16245A] ([http://www.ti.com/lit/ds/symlink/sn74lvc16245a.pdf datasheet])
* '''16-Bit bus transceiver with 3-state outputs''': [http://www.ti.com/product/sn74lvc16245a TI SN74LVC16245A] ([http://www.ti.com/lit/ds/symlink/sn74lvc16245a.pdf datasheet])
* '''8-channel analog mux/demux''': 2x [http://www.nxp.com/products/discretes-and-logic/logic/8-channel-analog-multiplexer-demultiplexer:74HC4051D NXP 74HC4051D] ([http://cache.nxp.com/documents/data_sheet/74HC_HCT4051.pdf?pspll=1 datasheet])
* '''8-channel analog mux/demux''': 2x [http://www.nxp.com/products/discretes-and-logic/logic/8-channel-analog-multiplexer-demultiplexer:74HC4051D NXP 74HC4051D] ([https://assets.nexperia.com/documents/data-sheet/74HC_HCT4051.pdf datasheet])
* '''1A low-dropout voltage regulator (3.3V):''' [http://www.advanced-monolithic.com/products/voltreg.html#1117 Advanced Monolithic Systems AMS1117-3.3] [http://www.advanced-monolithic.com/pdf/ds1117.pdf datasheet])
* '''1A low-dropout voltage regulator (3.3V):''' [http://www.advanced-monolithic.com/products/voltreg.html#1117 Advanced Monolithic Systems AMS1117-3.3] [http://www.advanced-monolithic.com/pdf/ds1117.pdf datasheet])
* '''2W, fixed input, isolated & unregulated dual/single output DC/DC converter''': [http://www.mornsun.cn/html/product/content/A_S-2WR2.html Mornsun A_S-2WR2 (A0505S-2WR2)] ([http://www.mornsun.cn/uploads/pdf/A_S-2WR2.pdf datasheet])
* '''2W, fixed input, isolated & unregulated dual/single output DC/DC converter''': [http://www.mornsun.cn/html/product/content/A_S-2WR2.html Mornsun A_S-2WR2 (A0505S-2WR2)] ([http://www.mornsun.cn/uploads/pdf/A_S-2WR2.pdf datasheet])
Line 36: Line 36:


The device has a switch. Depending on the position it comes up with different USB VID/PIDs:
The device has a switch. Depending on the position it comes up with different USB VID/PIDs:
* '''MDSO-LA''': [TODO] (used for oscilloscope mode)
* '''MDSO-LA''': See [[YiXingDianZi MDSO/Info]] for more details (such as '''lsusb -v''' output) on the device (used for oscilloscope mode).
* '''Saleae Logic''': [[Hantek_6022BL/Info|0925:3881 Lakeview Research Saleae Logic]] ([[Saleae Logic]] VID/PID, so [[fx2lafw]] works out of the box)
* '''Saleae Logic''': [[Hantek_6022BL/Info|0925:3881 Lakeview Research Saleae Logic]] ([[Saleae Logic]] VID/PID, so [[fx2lafw]] works out of the box)


Line 177: Line 177:
</td></tr></table>
</td></tr></table>
</small>
</small>
'''Analog Devices AD9288 pinout''':
{| border="0" style="font-size: smaller" class="alternategrey sortable sigroktable"
|-
!AD9288 pins
!Description
|-
| S1, S2
| S1=VCC, S2=GND. "Normal operation, data align disabled".
|-
| DFS
| Tied to GND. Data format select = "offset binary" (not "twos complement").
|-
| A<sub>IN</sub>A, A<sub>IN</sub>B
| Analog input channels.
|-
| D0<sub>A</sub>-D7<sub>A</sub>
| Connected to FX2 PB0-PB7.
|-
| D0<sub>B</sub>-D7<sub>B</sub>
| Connected to FX2 PD0-PD7.
|}


== Photos ==
== Photos ==
Line 190: Line 213:
[[Category:Oscilloscope]]
[[Category:Oscilloscope]]
[[Category:Logic analyzer]]
[[Category:Logic analyzer]]
[[Category:Planned]]
[[Category:Supported]]

Latest revision as of 12:51, 19 February 2019

Instrustar MDSO-LA
Instrustar MDSO-LA.jpeg
Status supported
Channels 2
Samplerate 48MHz
Analog bandwidth 20MHz
Vertical resolution 8bit
Triggers none (SW-only)
Input impedance 1MΩ‖25pF
Memory none
Display none
Connectivity USB
Website instrustar.com

The Instrustar MDSO-LA is a USB-based, same hardware as YiXingDianZi MDSO except that add the logic analyzer and a double eeprom to provide 2 different VID/PID.

  • 2-channel oscilloscope with an analog bandwidth of 20MS/s and 48MS/s sampling rate,
  • 8/16-channel logic analyzer with a max. sampling rate of 24MHz.

Hardware

The device has a switch. Depending on the position it comes up with different USB VID/PIDs:


Cypress FX2 pinout:

PD5 1-   O -56 PD4
PD6 2- -55 PD3
PD7 3- -54 PD2
GND 4- -53 PD1
CLKOUT 5- -52 PD0
VCC 6- -51 *WAKEUP
GND 7- -50 VCC
RDY0/*SLRD 8- -49 RESET#
RDY1/*SLWR 9- -48 GND
AVCC 10- -47 PA7 (Activate analog mode vs digital mode)
(24MHz crystal) XTALOUT 11- -46 PA6 (74HC4051, S2)
(24MHz crystal) XTALIN 12- -45 PA5 (74HC4051, S1)
AGND 13- -44 PA4 (74HC4051, S0)
AVCC 14- -43 PA3 (74HC4051, S0)
(USB D+) DPLUS 15- -42 PA2 (774HC4051, S1)
(USB D-) DMINUS 16- -41 PA1 (74HC4051, S2)
AGND 17- -40 PA0
VCC 18- -39 VCC
GND 19- -38 CTL2
(CTL0, AD9288 ENCA/B) *IFCLK 20- -37 CTL1
RESERVED 21- -36 CTL0 (IFCLK, AD9288 ENCA/B)
(EEPROM SCL) SCL 22- -35 GND
(EEPROM SDA) SDA 23- -34 VCC
VCC 24- -33 GND
PB0 25- -32 PB7
PB1 26- -31 PB6
PB2 27- -30 PB5
PB3 28- -29 PB4


NXP 74HC4051D (upper/lower, CH1/CH2) pinout:

Y4 1-   O -16 VCC
Y6 2- -15 Y2
Z 3- -14 Y1
Y7 4- -13 Y0
Y5 5- -12 Y3
(GND) E# 6- -11 S0 (PA3)
VEE 7- -10 S1 (PA2)
GND 8- -9 S2 (PA1)
Y4 1-   O -16 VCC
Y6 2- -15 Y2
Z 3- -14 Y1
Y7 4- -13 Y0
Y5 5- -12 Y3
(GND) E# 6- -11 S0 (PA4)
VEE 7- -10 S1 (PA5)
GND 8- -9 S2 (PA6)

Microchip 24LC02B (top / bottom) pinout: There are 2 for the 2 possible hardware configurations (as MSDO-LA or as USBee)

(VCC) A0 1-   O -8 VCC
(GND) A1 2- -7 WP (GND)
(GND) A2 3- -6 SCL (FX2 SCL)
VSS 4- -5 SDA (FX2 SDA or NC)

Analog Devices AD9288 pinout:

AD9288 pins Description
S1, S2 S1=VCC, S2=GND. "Normal operation, data align disabled".
DFS Tied to GND. Data format select = "offset binary" (not "twos complement").
AINA, AINB Analog input channels.
D0A-D7A Connected to FX2 PB0-PB7.
D0B-D7B Connected to FX2 PD0-PD7.

Photos

  • Instrustar MDSO-LA front.jpeg
  • Instrustar MDSO-LA back.jpg

Resources

Retrieved from "https://sigrok.org/w/index.php?title=Instrustar_MDSO-LA&oldid=14118"