Difference between revisions of "Sysclk AX-Pro"

From sigrok
Jump to navigation Jump to search
Line 75: Line 75:


<gallery>
<gallery>
File:SysCLK_AX_Pro_box.jpg|<small>AX-Pro</small>
File:SysCLK_AX_Pro_box.jpg|<small>SysCLK AX Pro</small>
File:SysCLK_AX_Pro_top.jpg|<small>PCB, top</small>
File:SysCLK_AX_Pro_top.jpg|<small>PCB, top</small>
File:SysCLK_AX_Pro_bottom.jpg|<small>PCB, bottom</small>
File:SysCLK_AX_Pro_bottom.jpg|<small>PCB, bottom</small>

Revision as of 14:14, 22 January 2014

USBee AX Pro
SysCLK AX Pro box.jpg
Status in progress
Source code fx2lafw
Channels 8
Samplerate 24MHz
Samplerate (state)
Triggers none (SW-only)
Min/max voltage

digital -1 to +6V

analog ±10V (±20 V max)
Threshold voltage Fixed: VIH=1.6V, VIL=1.4V
Memory none
Compression none
Website SysCLK

The SysCLK USBee AX Pro is a USB-based, 8-channel logic analyzer with up to 24MHz sampling rate, and with 2 additional analog channels. Analog channels are multiplexed by relay or solid-state IC to one ADC.

It is a clone of the CWAV USBee AX-Pro.

In sigrok, we use the open-source fx2lafw firmware for this logic analyzer.

Note: Only the logic analyzer functionality is supported so far, analog support is work in progress.

See SysCLK_AX-Pro/Info for some more details (such as lsusb -vvv output) on the device.

Hardware

FX2LP pin mappings

# Pin Destination Remark
01 RDY0/SLRD TRIG socket pin
13 IFCLK GND grounded
18..25 PB0..7 DCH0..7 digital input
30 CTL1/FLAGB CLK socket
33 PA0 relay multiplexing ACH1/ACH2
35 PA2 DCH1 GND can be isolated from GND and act as aux socket pin
36 PA3 DCH2 GND can be isolated from GND and act as aux socket pin
38 PA5 STC#P3.1 aux 8051 chip
39 PA6 STC#P3.3 aux 8051 chip
42 RESET# STC#P3.2 aux 8051 chip
44 WAKEUP NC not connected
45..52 PD0..7 ADC0..7 ADC output

Photos

Protocol

Since we use the open-source fx2lafw firmware for this device, we don't need to know the protocol.

Resources