Difference between revisions of "Main Page"
| Line 27: | Line 27: | ||
<gallery> | <gallery> | ||
File:Cwav usbee sx.jpg|<small>'''[[CWAV USBee SX]]'''<br /></small> | File:Cwav usbee sx.jpg|<small>'''[[CWAV USBee SX]]'''<br />(coming up)</small> | ||
File:Saleae Logic.jpg|<small>'''[[Saleae Logic]]'''</small> | File:Saleae Logic.jpg|<small>'''[[Saleae Logic]]'''<br />(supported)</small> | ||
File:Open workbench logic sniffer.jpg|<small>'''[[Openbench Logic Sniffer]]'''<br />(work in progress)</small> | File:Open workbench logic sniffer.jpg|<small>'''[[Openbench Logic Sniffer]]'''<br />(work in progress)</small> | ||
File:Braintechnology usb lps.jpg|<small>'''[[Braintechnology USB-LPS]]'''<br />(partially supported)</small> | File:Braintechnology usb lps.jpg|<small>'''[[Braintechnology USB-LPS]]'''<br />(partially supported)</small> | ||
File:Zeroplus Logic Cube.jpg|<small>'''[[Zeroplus Logic Cube]]'''<br /> | File:Zeroplus Logic Cube.jpg|<small>'''[[Zeroplus Logic Cube]]'''<br />(coming up)</small> | ||
</gallery> | </gallery> | ||
Revision as of 19:41, 15 March 2010
The sigrok project aims at creating a portable, cross-platform, Free/Libre/Open-Source logic analyzer software that supports various (usually USB-based) logic analyzer hardware products. The code is licensed under the terms of the GNU GPL.
Design goals
- Hardware support. Supports a wide variety of logic analyzer hardware from various vendors with different capabilities.
- Cross-platform. Works on Linux/Mac OS X/Windows/etc. and on x86/ARM/Sparc/PowerPC/etc.
- Scriptable. Extendable with protocol decoders written in Lua or Python.
- Format support. Supports various input and output formats (raw, CSV, gnuplot, VCD, others).
Download
No releases have been made yet. However, development is done in a git repository. To get a copy:
$ git clone git://sigrok.git.sourceforge.net/gitroot/sigrok/sigrok
The build requires libusb-1.0 version 1.0.5 or higher.
Binary releases and additional project information can be found on the sourceforge project page.
Supported hardware
CWAV USBee SX
(coming up)
Saleae Logic
(supported)- Open workbench logic sniffer.jpg
Openbench Logic Sniffer
(work in progress) 
Braintechnology USB-LPS
(partially supported)
Zeroplus Logic Cube
(coming up)
Documentation
Frontends
Getting in touch
- Mailing lists: sigrok-devel, sigrok-commits
- IRC: #sigrok on Freenode.
IMPORTANT: Please note that (unless explicitly specified otherwise) all contents in this wiki (including text and images) are released to the CC-BY-SA 3.0. If you don't want that, please explicitly specify another free-ish license when adding pages or images to the wiki!