]> sigrok.org Git - libsigrokdecode.git/blame - decoders/sdq/pd.py
sdq: use symbolic names for pins and annotation classes
[libsigrokdecode.git] / decoders / sdq / pd.py
CommitLineData
b094e813
1##
2## This file is part of the libsigrokdecode project.
3##
4## Copyright (C) 2019-2020 Philip Åkesson <philip.akesson@gmail.com>
5##
6## This program is free software; you can redistribute it and/or modify
7## it under the terms of the GNU General Public License as published by
8## the Free Software Foundation; either version 2 of the License, or
9## (at your option) any later version.
10##
11## This program is distributed in the hope that it will be useful,
12## but WITHOUT ANY WARRANTY; without even the implied warranty of
13## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14## GNU General Public License for more details.
15##
16## You should have received a copy of the GNU General Public License
17## along with this program; if not, see <http://www.gnu.org/licenses/>.
18##
19
2bb149e6 20from common.srdhelper import bitpack
b094e813
21import sigrokdecode as srd
22
23class SamplerateError(Exception):
24 pass
25
65c6eed8
GS
26class Pin:
27 SDQ, = range(1)
28
29class Ann:
30 BIT, BYTE, BREAK, = range(3)
31
b094e813
32class Decoder(srd.Decoder):
33 api_version = 3
34 id = 'sdq'
35 name = 'SDQ'
36 longname = 'Texas Instruments SDQ'
37 desc = 'Texas Instruments SDQ. The SDQ protocol is also used by Apple.'
38 license = 'gplv2+'
39 inputs = ['logic']
40 outputs = []
41 tags = ['Embedded/industrial']
42 channels = (
43 {'id': 'sdq', 'name': 'SDQ', 'desc': 'Single wire SDQ data line.'},
44 )
45 options = (
46 {'id': 'bitrate', 'desc': 'Bit rate', 'default': 98425},
47 )
48 annotations = (
49 ('bit', 'Bit'),
50 ('byte', 'Byte'),
51 ('break', 'Break'),
52 )
53 annotation_rows = (
65c6eed8
GS
54 ('bits', 'Bits', (Ann.BIT,)),
55 ('bytes', 'Bytes', (Ann.BYTE,)),
56 ('breaks', 'Breaks', (Ann.BREAK,)),
b094e813
57 )
58
59 def puts(self, data):
60 self.put(self.startsample, self.samplenum, self.out_ann, data)
61
62 def putetu(self, data):
63 self.put(self.startsample, self.startsample + int(self.bit_width), self.out_ann, data)
64
65 def putbetu(self, data):
66 self.put(self.bytepos, self.startsample + int(self.bit_width), self.out_ann, data)
67
b094e813
68 def __init__(self):
69 self.reset()
70
71 def reset(self):
72 self.samplerate = None
b094e813
73 self.startsample = 0
74 self.bits = []
75 self.bytepos = 0
76
77 def start(self):
78 self.out_ann = self.register(srd.OUTPUT_ANN)
79
80 def metadata(self, key, value):
81 if key == srd.SRD_CONF_SAMPLERATE:
82 self.samplerate = value
b094e813
83
84 def handle_bit(self, bit):
85 self.bits.append(bit)
65c6eed8 86 self.putetu([Ann.BIT, ['Bit: %d' % bit, '%d' % bit]])
b094e813
87
88 if len(self.bits) == 8:
2bb149e6 89 byte = bitpack(self.bits)
65c6eed8 90 self.putbetu([Ann.BYTE, ['Byte: %#04x' % byte, '%#04x' % byte]])
b094e813
91 self.bits = []
92 self.bytepos = 0
93
94 def handle_break(self):
65c6eed8 95 self.puts([Ann.BREAK, ['Break', 'BR']])
b094e813
96 self.bits = []
97 self.startsample = self.samplenum
98 self.bytepos = 0
99
100 def decode(self):
101 if not self.samplerate:
102 raise SamplerateError('Cannot decode without samplerate.')
d7c23408
GS
103 self.bit_width = float(self.samplerate) / float(self.options['bitrate'])
104 self.half_bit_width = self.bit_width / 2.0
105 # BREAK if the line is low for longer than this.
b6975c68 106 break_threshold = self.bit_width * 1.2
b094e813 107
b6975c68 108 # Wait until the line is high before inspecting input data.
65c6eed8 109 sdq, = self.wait({Pin.SDQ: 'h'})
b094e813 110 while True:
b6975c68 111 # Get the length of a low pulse (falling to rising edge).
65c6eed8 112 sdq, = self.wait({Pin.SDQ: 'f'})
b6975c68
GS
113 self.startsample = self.samplenum
114 if self.bytepos == 0:
115 self.bytepos = self.samplenum
65c6eed8 116 sdq, = self.wait({Pin.SDQ: 'r'})
b6975c68
GS
117
118 # Check for 0 or 1 data bits, or the BREAK symbol.
119 delta = self.samplenum - self.startsample
120 if delta > break_threshold:
b094e813 121 self.handle_break()
b6975c68
GS
122 elif delta > self.half_bit_width:
123 self.handle_bit(0)
124 else:
125 self.handle_bit(1)