]> sigrok.org Git - libsigrokdecode.git/blame - decoders/parallel/pd.py
parallel: address minor style nits, no change in behaviour
[libsigrokdecode.git] / decoders / parallel / pd.py
CommitLineData
25e1418a
UH
1##
2## This file is part of the libsigrokdecode project.
3##
8eb06a59 4## Copyright (C) 2013-2016 Uwe Hermann <uwe@hermann-uwe.de>
25e1418a
UH
5##
6## This program is free software; you can redistribute it and/or modify
7## it under the terms of the GNU General Public License as published by
8## the Free Software Foundation; either version 2 of the License, or
9## (at your option) any later version.
10##
11## This program is distributed in the hope that it will be useful,
12## but WITHOUT ANY WARRANTY; without even the implied warranty of
13## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14## GNU General Public License for more details.
15##
16## You should have received a copy of the GNU General Public License
4539e9ca 17## along with this program; if not, see <http://www.gnu.org/licenses/>.
25e1418a
UH
18##
19
25e1418a
UH
20import sigrokdecode as srd
21
22'''
c515eed7 23OUTPUT_PYTHON format:
25e1418a
UH
24
25Packet:
26[<ptype>, <pdata>]
27
28<ptype>, <pdata>
29 - 'ITEM', [<item>, <itembitsize>]
30 - 'WORD', [<word>, <wordbitsize>, <worditemcount>]
31
32<item>:
33 - A single item (a number). It can be of arbitrary size. The max. number
34 of bits in this item is specified in <itembitsize>.
35
36<itembitsize>:
37 - The size of an item (in bits). For a 4-bit parallel bus this is 4,
38 for a 16-bit parallel bus this is 16, and so on.
39
40<word>:
41 - A single word (a number). It can be of arbitrary size. The max. number
42 of bits in this word is specified in <wordbitsize>. The (exact) number
43 of items in this word is specified in <worditemcount>.
44
45<wordbitsize>:
46 - The size of a word (in bits). For a 2-item word with 8-bit items
47 <wordbitsize> is 16, for a 3-item word with 4-bit items <wordbitsize>
48 is 12, and so on.
49
50<worditemcount>:
51 - The size of a word (in number of items). For a 4-item word (no matter
52 how many bits each item consists of) <worditemcount> is 4, for a 7-item
53 word <worditemcount> is 7, and so on.
54'''
55
6a15597a 56def channel_list(num_channels):
8eafa261 57 l = [{'id': 'clk', 'name': 'CLK', 'desc': 'Clock line'}]
6a15597a 58 for i in range(num_channels):
25e1418a
UH
59 d = {'id': 'd%d' % i, 'name': 'D%d' % i, 'desc': 'Data line %d' % i}
60 l.append(d)
da9bcbd9 61 return tuple(l)
25e1418a 62
a573d394
UH
63class ChannelError(Exception):
64 pass
65
8eb06a59
UH
66NUM_CHANNELS = 8
67
25e1418a 68class Decoder(srd.Decoder):
8eb06a59 69 api_version = 3
25e1418a
UH
70 id = 'parallel'
71 name = 'Parallel'
72 longname = 'Parallel sync bus'
73 desc = 'Generic parallel synchronous bus.'
74 license = 'gplv2+'
75 inputs = ['logic']
76 outputs = ['parallel']
8eb06a59 77 optional_channels = channel_list(NUM_CHANNELS)
84c1c0b5
BV
78 options = (
79 {'id': 'clock_edge', 'desc': 'Clock edge to sample on',
80 'default': 'rising', 'values': ('rising', 'falling')},
b0918d40
UH
81 {'id': 'wordsize', 'desc': 'Data wordsize', 'default': 1},
82 {'id': 'endianness', 'desc': 'Data endianness',
84c1c0b5
BV
83 'default': 'little', 'values': ('little', 'big')},
84 )
da9bcbd9
BV
85 annotations = (
86 ('items', 'Items'),
87 ('words', 'Words'),
88 )
25e1418a
UH
89
90 def __init__(self):
10aeb8ea
GS
91 self.reset()
92
93 def reset(self):
25e1418a 94 self.items = []
25e1418a 95 self.saved_item = None
25e1418a
UH
96 self.ss_item = self.es_item = None
97 self.first = True
8eb06a59 98 self.num_channels = 0
25e1418a 99
b098b820 100 def start(self):
c515eed7 101 self.out_python = self.register(srd.OUTPUT_PYTHON)
be465111 102 self.out_ann = self.register(srd.OUTPUT_ANN)
25e1418a 103
25e1418a 104 def putpb(self, data):
c515eed7 105 self.put(self.ss_item, self.es_item, self.out_python, data)
25e1418a
UH
106
107 def putb(self, data):
108 self.put(self.ss_item, self.es_item, self.out_ann, data)
109
110 def putpw(self, data):
c515eed7 111 self.put(self.ss_word, self.es_word, self.out_python, data)
25e1418a
UH
112
113 def putw(self, data):
114 self.put(self.ss_word, self.es_word, self.out_ann, data)
115
116 def handle_bits(self, datapins):
25e1418a 117 # Get the bits for this item.
8eb06a59 118 item, used_pins = 0, datapins.count(1) + datapins.count(0)
25e1418a
UH
119 for i in range(used_pins):
120 item |= datapins[i] << i
121
6f7dd46d
GS
122 # Save the item, and its sample number if it's the first part of a word.
123 if not self.items:
124 self.ss_word = self.samplenum
25e1418a 125 self.items.append(item)
25e1418a 126
35b380b1 127 if self.first:
25e1418a
UH
128 # Save the start sample and item for later (no output yet).
129 self.ss_item = self.samplenum
130 self.first = False
131 self.saved_item = item
132 else:
133 # Output the saved item (from the last CLK edge to the current).
134 self.es_item = self.samplenum
135 self.putpb(['ITEM', self.saved_item])
136 self.putb([0, ['%X' % self.saved_item]])
137 self.ss_item = self.samplenum
138 self.saved_item = item
139
25e1418a 140 # Get as many items as the configured wordsize says.
6f7dd46d
GS
141 ws = self.options['wordsize']
142 if len(self.items) < ws:
25e1418a
UH
143 return
144
c515eed7 145 # Output annotations/python for a word (a collection of items).
6f7dd46d
GS
146 # NOTE that this feature is currently not effective. The emission
147 # of Python annotations is commented out.
148 endian = self.options['endianness']
149 if endian == 'little':
150 self.items.reverse()
25e1418a
UH
151 word = 0
152 for i in range(ws):
6f7dd46d 153 word |= self.items[i] << (i * used_pins)
25e1418a
UH
154
155 self.es_word = self.samplenum
156 # self.putpw(['WORD', word])
157 # self.putw([1, ['%X' % word]])
158 self.ss_word = self.samplenum
159
6f7dd46d 160 self.items = []
25e1418a 161
8eb06a59
UH
162 def decode(self):
163 for i in range(len(self.optional_channels)):
164 if self.has_channel(i):
165 self.num_channels += 1
166
167 if self.num_channels == 0:
168 raise ChannelError('At least one channel has to be supplied.')
169
170 if not self.has_channel(0):
171 # CLK was not supplied, sample on ANY edge of ANY of the pins
172 # (but only of those pins that were actually supplied).
173 conds = []
174 for i in range(1, len(self.optional_channels)):
175 if self.has_channel(i):
176 conds.append({i: 'e'})
8eb06a59
UH
177 else:
178 # Sample on the rising or falling CLK edge (depends on config).
b0ac80e2
GS
179 edge = self.options['clock_edge'][0]
180 conds = [{0: edge}]
181
182 while True:
183 pins = self.wait(conds)
184 self.handle_bits(pins[1:])