]> sigrok.org Git - libsigrokdecode.git/blame - decoders/eeprom24xx/lists.py
Add 24xx I2C EEPROM protocol decoder.
[libsigrokdecode.git] / decoders / eeprom24xx / lists.py
CommitLineData
c4d52210
UH
1##
2## This file is part of the libsigrokdecode project.
3##
4## Copyright (C) 2014 Uwe Hermann <uwe@hermann-uwe.de>
5##
6## This program is free software; you can redistribute it and/or modify
7## it under the terms of the GNU General Public License as published by
8## the Free Software Foundation; either version 2 of the License, or
9## (at your option) any later version.
10##
11## This program is distributed in the hope that it will be useful,
12## but WITHOUT ANY WARRANTY; without even the implied warranty of
13## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14## GNU General Public License for more details.
15##
16## You should have received a copy of the GNU General Public License
17## along with this program; if not, write to the Free Software
18## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
19##
20
21#
22# Chip specific properties:
23#
24# - vendor: chip manufacturer
25# - model: chip model
26# - size: total EEPROM size (in number of bytes)
27# - page_size: page size (in number of bytes)
28# - page_wraparound: Whether writes wrap-around at page boundaries
29# - addr_bytes: number of EEPROM address bytes used
30# - addr_pins: number of address pins (A0/A1/A2) on this chip
31# - max_speed: max. supported I²C speed (in kHz)
32#
33chips = {
34 # Generic chip (128 bytes, 8 bytes page size)
35 'generic': {
36 'vendor': '',
37 'model': 'Generic',
38 'size': 128,
39 'page_size': 8,
40 'page_wraparound': True,
41 'addr_bytes': 1,
42 'addr_pins': 3,
43 'max_speed': 400,
44 },
45
46 # Microchip
47 'microchip_24aa65': {
48 'vendor': 'Microchip',
49 'model': '24AA65',
50 'size': 8 * 1024,
51 'page_size': 64, # Actually 8, but there are 8 pages of "input cache"
52 'page_wraparound': True,
53 'addr_bytes': 2,
54 'addr_pins': 3,
55 'max_speed': 400,
56 },
57 'microchip_24lc65': {
58 'vendor': 'Microchip',
59 'model': '24LC65',
60 'size': 8 * 1024,
61 'page_size': 64, # Actually 8, but there are 8 pages of "input cache"
62 'page_wraparound': True,
63 'addr_bytes': 2,
64 'addr_pins': 3,
65 'max_speed': 400,
66 },
67 'microchip_24c65': {
68 'vendor': 'Microchip',
69 'model': '24C65',
70 'size': 8 * 1024,
71 'page_size': 64, # Actually 8, but there are 8 pages of "input cache"
72 'page_wraparound': True,
73 'addr_bytes': 2,
74 'addr_pins': 3,
75 'max_speed': 400,
76 },
77 'microchip_24aa64': {
78 'vendor': 'Microchip',
79 'model': '24AA64',
80 'size': 8 * 1024,
81 'page_size': 32,
82 'page_wraparound': True,
83 'addr_bytes': 2,
84 'addr_pins': 3,
85 'max_speed': 400, # 100 for VCC < 2.5V
86 },
87 'microchip_24lc64': {
88 'vendor': 'Microchip',
89 'model': '24LC64',
90 'size': 8 * 1024,
91 'page_size': 32,
92 'page_wraparound': True,
93 'addr_bytes': 2,
94 'addr_pins': 3,
95 'max_speed': 400,
96 },
97 'microchip_24aa02uid': {
98 'vendor': 'Microchip',
99 'model': '24AA02UID',
100 'size': 256,
101 'page_size': 8,
102 'page_wraparound': True,
103 'addr_bytes': 1,
104 'addr_pins': 0, # Pins A0, A1, A2 not used
105 'max_speed': 400,
106 },
107 'microchip_24aa025uid': {
108 'vendor': 'Microchip',
109 'model': '24AA025UID',
110 'size': 256,
111 'page_size': 16,
112 'page_wraparound': True,
113 'addr_bytes': 1,
114 'addr_pins': 3,
115 'max_speed': 400,
116 },
117 'microchip_24aa025uid_sot23': {
118 'vendor': 'Microchip',
119 'model': '24AA025UID (SOT-23)',
120 'size': 256,
121 'page_size': 16,
122 'page_wraparound': True,
123 'addr_bytes': 1,
124 'addr_pins': 2, # SOT-23 package: A2 not available
125 'max_speed': 400,
126 },
127
128 # Siemens
129 'siemens_slx_24c01': {
130 'vendor': 'Siemens',
131 'model': 'SLx 24C01',
132 'size': 128,
133 'page_size': 8,
134 'page_wraparound': True,
135 'addr_bytes': 1,
136 'addr_pins': 0, # Pins A0, A1, A2 are not connected (NC)
137 'max_speed': 400,
138 },
139 'siemens_slx_24c02': {
140 'vendor': 'Siemens',
141 'model': 'SLx 24C02',
142 'size': 256,
143 'page_size': 8,
144 'page_wraparound': True,
145 'addr_bytes': 1,
146 'addr_pins': 0, # Pins A0, A1, A2 are not connected (NC)
147 'max_speed': 400,
148 },
149
150 # ST
151 'st_m24c01': {
152 'vendor': 'ST',
153 'model': 'M24C01',
154 'size': 128,
155 'page_size': 16,
156 'page_wraparound': True,
157 'addr_bytes': 1,
158 'addr_pins': 3, # Called E0, E1, E2 on this chip.
159 'max_speed': 400,
160 },
161 'st_m24c02': {
162 'vendor': 'ST',
163 'model': 'M24C02',
164 'size': 256,
165 'page_size': 16,
166 'page_wraparound': True,
167 'addr_bytes': 1,
168 'addr_pins': 3, # Called E0, E1, E2 on this chip.
169 'max_speed': 400,
170 },
171}