]> sigrok.org Git - libsigrok.git/blame_incremental - src/hardware/asix-sigma/asix-sigma.c
projects / libsigrok.git / blame_incremental
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (non-incremental) | history | HEAD
asix-sigma: Publish driver options.
[libsigrok.git] / src / hardware / asix-sigma / asix-sigma.c
... / ...
CommitLineData
1/*
2 * This file is part of the libsigrok project.
3 *
4 * Copyright (C) 2010-2012 Håvard Espeland <gus@ping.uio.no>,
5 * Copyright (C) 2010 Martin Stensgård <mastensg@ping.uio.no>
6 * Copyright (C) 2010 Carl Henrik Lunde <chlunde@ping.uio.no>
7 *
8 * This program is free software: you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation, either version 3 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program. If not, see <http://www.gnu.org/licenses/>.
20 */
21
22/*
23 * ASIX SIGMA/SIGMA2 logic analyzer driver
24 */
25
26#include <glib.h>
27#include <glib/gstdio.h>
28#include <ftdi.h>
29#include <string.h>
30#include <unistd.h>
31#include "libsigrok.h"
32#include "libsigrok-internal.h"
33#include "asix-sigma.h"
34
35#define USB_VENDOR 0xa600
36#define USB_PRODUCT 0xa000
37#define USB_DESCRIPTION "ASIX SIGMA"
38#define USB_VENDOR_NAME "ASIX"
39#define USB_MODEL_NAME "SIGMA"
40
41SR_PRIV struct sr_dev_driver asix_sigma_driver_info;
42static struct sr_dev_driver *di = &asix_sigma_driver_info;
43static int dev_acquisition_stop(struct sr_dev_inst *sdi, void *cb_data);
44
45/*
46 * The ASIX Sigma supports arbitrary integer frequency divider in
47 * the 50MHz mode. The divider is in range 1...256 , allowing for
48 * very precise sampling rate selection. This driver supports only
49 * a subset of the sampling rates.
50 */
51static const uint64_t samplerates[] = {
52 SR_KHZ(200), /* div=250 */
53 SR_KHZ(250), /* div=200 */
54 SR_KHZ(500), /* div=100 */
55 SR_MHZ(1), /* div=50 */
56 SR_MHZ(5), /* div=10 */
57 SR_MHZ(10), /* div=5 */
58 SR_MHZ(25), /* div=2 */
59 SR_MHZ(50), /* div=1 */
60 SR_MHZ(100), /* Special FW needed */
61 SR_MHZ(200), /* Special FW needed */
62};
63
64/*
65 * Channel numbers seem to go from 1-16, according to this image:
66 * http://tools.asix.net/img/sigma_sigmacab_pins_720.jpg
67 * (the cable has two additional GND pins, and a TI and TO pin)
68 */
69static const char *channel_names[] = {
70 "1", "2", "3", "4", "5", "6", "7", "8",
71 "9", "10", "11", "12", "13", "14", "15", "16",
72};
73
74static const uint32_t devopts[] = {
75 SR_CONF_LOGIC_ANALYZER,
76 SR_CONF_LIMIT_MSEC | SR_CONF_GET | SR_CONF_SET,
77 SR_CONF_LIMIT_SAMPLES | SR_CONF_SET,
78};
79
80static const uint32_t devopts_global[] = {
81 SR_CONF_SAMPLERATE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
82 SR_CONF_TRIGGER_MATCH | SR_CONF_LIST,
83 SR_CONF_CAPTURE_RATIO | SR_CONF_GET | SR_CONF_SET,
84};
85
86static const int32_t trigger_matches[] = {
87 SR_TRIGGER_ZERO,
88 SR_TRIGGER_ONE,
89 SR_TRIGGER_RISING,
90 SR_TRIGGER_FALLING,
91};
92
93static const char *sigma_firmware_files[] = {
94 /* 50 MHz, supports 8 bit fractions */
95 FIRMWARE_DIR "/asix-sigma-50.fw",
96 /* 100 MHz */
97 FIRMWARE_DIR "/asix-sigma-100.fw",
98 /* 200 MHz */
99 FIRMWARE_DIR "/asix-sigma-200.fw",
100 /* Synchronous clock from pin */
101 FIRMWARE_DIR "/asix-sigma-50sync.fw",
102 /* Frequency counter */
103 FIRMWARE_DIR "/asix-sigma-phasor.fw",
104};
105
106static int sigma_read(void *buf, size_t size, struct dev_context *devc)
107{
108 int ret;
109
110 ret = ftdi_read_data(&devc->ftdic, (unsigned char *)buf, size);
111 if (ret < 0) {
112 sr_err("ftdi_read_data failed: %s",
113 ftdi_get_error_string(&devc->ftdic));
114 }
115
116 return ret;
117}
118
119static int sigma_write(void *buf, size_t size, struct dev_context *devc)
120{
121 int ret;
122
123 ret = ftdi_write_data(&devc->ftdic, (unsigned char *)buf, size);
124 if (ret < 0) {
125 sr_err("ftdi_write_data failed: %s",
126 ftdi_get_error_string(&devc->ftdic));
127 } else if ((size_t) ret != size) {
128 sr_err("ftdi_write_data did not complete write.");
129 }
130
131 return ret;
132}
133
134static int sigma_write_register(uint8_t reg, uint8_t *data, size_t len,
135 struct dev_context *devc)
136{
137 size_t i;
138 uint8_t buf[len + 2];
139 int idx = 0;
140
141 buf[idx++] = REG_ADDR_LOW | (reg & 0xf);
142 buf[idx++] = REG_ADDR_HIGH | (reg >> 4);
143
144 for (i = 0; i < len; ++i) {
145 buf[idx++] = REG_DATA_LOW | (data[i] & 0xf);
146 buf[idx++] = REG_DATA_HIGH_WRITE | (data[i] >> 4);
147 }
148
149 return sigma_write(buf, idx, devc);
150}
151
152static int sigma_set_register(uint8_t reg, uint8_t value, struct dev_context *devc)
153{
154 return sigma_write_register(reg, &value, 1, devc);
155}
156
157static int sigma_read_register(uint8_t reg, uint8_t *data, size_t len,
158 struct dev_context *devc)
159{
160 uint8_t buf[3];
161
162 buf[0] = REG_ADDR_LOW | (reg & 0xf);
163 buf[1] = REG_ADDR_HIGH | (reg >> 4);
164 buf[2] = REG_READ_ADDR;
165
166 sigma_write(buf, sizeof(buf), devc);
167
168 return sigma_read(data, len, devc);
169}
170
171static uint8_t sigma_get_register(uint8_t reg, struct dev_context *devc)
172{
173 uint8_t value;
174
175 if (1 != sigma_read_register(reg, &value, 1, devc)) {
176 sr_err("sigma_get_register: 1 byte expected");
177 return 0;
178 }
179
180 return value;
181}
182
183static int sigma_read_pos(uint32_t *stoppos, uint32_t *triggerpos,
184 struct dev_context *devc)
185{
186 uint8_t buf[] = {
187 REG_ADDR_LOW | READ_TRIGGER_POS_LOW,
188
189 REG_READ_ADDR | NEXT_REG,
190 REG_READ_ADDR | NEXT_REG,
191 REG_READ_ADDR | NEXT_REG,
192 REG_READ_ADDR | NEXT_REG,
193 REG_READ_ADDR | NEXT_REG,
194 REG_READ_ADDR | NEXT_REG,
195 };
196 uint8_t result[6];
197
198 sigma_write(buf, sizeof(buf), devc);
199
200 sigma_read(result, sizeof(result), devc);
201
202 *triggerpos = result[0] | (result[1] << 8) | (result[2] << 16);
203 *stoppos = result[3] | (result[4] << 8) | (result[5] << 16);
204
205 /* Not really sure why this must be done, but according to spec. */
206 if ((--*stoppos & 0x1ff) == 0x1ff)
207 *stoppos -= 64;
208
209 if ((*--triggerpos & 0x1ff) == 0x1ff)
210 *triggerpos -= 64;
211
212 return 1;
213}
214
215static int sigma_read_dram(uint16_t startchunk, size_t numchunks,
216 uint8_t *data, struct dev_context *devc)
217{
218 size_t i;
219 uint8_t buf[4096];
220 int idx = 0;
221
222 /* Send the startchunk. Index start with 1. */
223 buf[0] = startchunk >> 8;
224 buf[1] = startchunk & 0xff;
225 sigma_write_register(WRITE_MEMROW, buf, 2, devc);
226
227 /* Read the DRAM. */
228 buf[idx++] = REG_DRAM_BLOCK;
229 buf[idx++] = REG_DRAM_WAIT_ACK;
230
231 for (i = 0; i < numchunks; ++i) {
232 /* Alternate bit to copy from DRAM to cache. */
233 if (i != (numchunks - 1))
234 buf[idx++] = REG_DRAM_BLOCK | (((i + 1) % 2) << 4);
235
236 buf[idx++] = REG_DRAM_BLOCK_DATA | ((i % 2) << 4);
237
238 if (i != (numchunks - 1))
239 buf[idx++] = REG_DRAM_WAIT_ACK;
240 }
241
242 sigma_write(buf, idx, devc);
243
244 return sigma_read(data, numchunks * CHUNK_SIZE, devc);
245}
246
247/* Upload trigger look-up tables to Sigma. */
248static int sigma_write_trigger_lut(struct triggerlut *lut, struct dev_context *devc)
249{
250 int i;
251 uint8_t tmp[2];
252 uint16_t bit;
253
254 /* Transpose the table and send to Sigma. */
255 for (i = 0; i < 16; ++i) {
256 bit = 1 << i;
257
258 tmp[0] = tmp[1] = 0;
259
260 if (lut->m2d[0] & bit)
261 tmp[0] |= 0x01;
262 if (lut->m2d[1] & bit)
263 tmp[0] |= 0x02;
264 if (lut->m2d[2] & bit)
265 tmp[0] |= 0x04;
266 if (lut->m2d[3] & bit)
267 tmp[0] |= 0x08;
268
269 if (lut->m3 & bit)
270 tmp[0] |= 0x10;
271 if (lut->m3s & bit)
272 tmp[0] |= 0x20;
273 if (lut->m4 & bit)
274 tmp[0] |= 0x40;
275
276 if (lut->m0d[0] & bit)
277 tmp[1] |= 0x01;
278 if (lut->m0d[1] & bit)
279 tmp[1] |= 0x02;
280 if (lut->m0d[2] & bit)
281 tmp[1] |= 0x04;
282 if (lut->m0d[3] & bit)
283 tmp[1] |= 0x08;
284
285 if (lut->m1d[0] & bit)
286 tmp[1] |= 0x10;
287 if (lut->m1d[1] & bit)
288 tmp[1] |= 0x20;
289 if (lut->m1d[2] & bit)
290 tmp[1] |= 0x40;
291 if (lut->m1d[3] & bit)
292 tmp[1] |= 0x80;
293
294 sigma_write_register(WRITE_TRIGGER_SELECT0, tmp, sizeof(tmp),
295 devc);
296 sigma_set_register(WRITE_TRIGGER_SELECT1, 0x30 | i, devc);
297 }
298
299 /* Send the parameters */
300 sigma_write_register(WRITE_TRIGGER_SELECT0, (uint8_t *) &lut->params,
301 sizeof(lut->params), devc);
302
303 return SR_OK;
304}
305
306static void clear_helper(void *priv)
307{
308 struct dev_context *devc;
309
310 devc = priv;
311
312 ftdi_deinit(&devc->ftdic);
313}
314
315static int dev_clear(void)
316{
317 return std_dev_clear(di, clear_helper);
318}
319
320static int init(struct sr_context *sr_ctx)
321{
322 return std_init(sr_ctx, di, LOG_PREFIX);
323}
324
325static GSList *scan(GSList *options)
326{
327 struct sr_dev_inst *sdi;
328 struct sr_channel *ch;
329 struct drv_context *drvc;
330 struct dev_context *devc;
331 GSList *devices;
332 struct ftdi_device_list *devlist;
333 char serial_txt[10];
334 uint32_t serial;
335 int ret;
336 unsigned int i;
337
338 (void)options;
339
340 drvc = di->priv;
341
342 devices = NULL;
343
344 if (!(devc = g_try_malloc(sizeof(struct dev_context)))) {
345 sr_err("%s: devc malloc failed", __func__);
346 return NULL;
347 }
348
349 ftdi_init(&devc->ftdic);
350
351 /* Look for SIGMAs. */
352
353 if ((ret = ftdi_usb_find_all(&devc->ftdic, &devlist,
354 USB_VENDOR, USB_PRODUCT)) <= 0) {
355 if (ret < 0)
356 sr_err("ftdi_usb_find_all(): %d", ret);
357 goto free;
358 }
359
360 /* Make sure it's a version 1 or 2 SIGMA. */
361 ftdi_usb_get_strings(&devc->ftdic, devlist->dev, NULL, 0, NULL, 0,
362 serial_txt, sizeof(serial_txt));
363 sscanf(serial_txt, "%x", &serial);
364
365 if (serial < 0xa6010000 || serial > 0xa602ffff) {
366 sr_err("Only SIGMA and SIGMA2 are supported "
367 "in this version of libsigrok.");
368 goto free;
369 }
370
371 sr_info("Found ASIX SIGMA - Serial: %s", serial_txt);
372
373 devc->cur_samplerate = samplerates[0];
374 devc->period_ps = 0;
375 devc->limit_msec = 0;
376 devc->cur_firmware = -1;
377 devc->num_channels = 0;
378 devc->samples_per_event = 0;
379 devc->capture_ratio = 50;
380 devc->use_triggers = 0;
381
382 /* Register SIGMA device. */
383 if (!(sdi = sr_dev_inst_new(SR_ST_INITIALIZING, USB_VENDOR_NAME,
384 USB_MODEL_NAME, NULL))) {
385 sr_err("%s: sdi was NULL", __func__);
386 goto free;
387 }
388 sdi->driver = di;
389
390 for (i = 0; i < ARRAY_SIZE(channel_names); i++) {
391 ch = sr_channel_new(i, SR_CHANNEL_LOGIC, TRUE,
392 channel_names[i]);
393 if (!ch)
394 return NULL;
395 sdi->channels = g_slist_append(sdi->channels, ch);
396 }
397
398 devices = g_slist_append(devices, sdi);
399 drvc->instances = g_slist_append(drvc->instances, sdi);
400 sdi->priv = devc;
401
402 /* We will open the device again when we need it. */
403 ftdi_list_free(&devlist);
404
405 return devices;
406
407free:
408 ftdi_deinit(&devc->ftdic);
409 g_free(devc);
410 return NULL;
411}
412
413static GSList *dev_list(void)
414{
415 return ((struct drv_context *)(di->priv))->instances;
416}
417
418/*
419 * Configure the FPGA for bitbang mode.
420 * This sequence is documented in section 2. of the ASIX Sigma programming
421 * manual. This sequence is necessary to configure the FPGA in the Sigma
422 * into Bitbang mode, in which it can be programmed with the firmware.
423 */
424static int sigma_fpga_init_bitbang(struct dev_context *devc)
425{
426 uint8_t suicide[] = {
427 0x84, 0x84, 0x88, 0x84, 0x88, 0x84, 0x88, 0x84,
428 };
429 uint8_t init_array[] = {
430 0x01, 0x03, 0x03, 0x01, 0x01, 0x01, 0x01, 0x01,
431 0x01, 0x01,
432 };
433 int i, ret, timeout = 10000;
434 uint8_t data;
435
436 /* Section 2. part 1), do the FPGA suicide. */
437 sigma_write(suicide, sizeof(suicide), devc);
438 sigma_write(suicide, sizeof(suicide), devc);
439 sigma_write(suicide, sizeof(suicide), devc);
440 sigma_write(suicide, sizeof(suicide), devc);
441
442 /* Section 2. part 2), do pulse on D1. */
443 sigma_write(init_array, sizeof(init_array), devc);
444 ftdi_usb_purge_buffers(&devc->ftdic);
445
446 /* Wait until the FPGA asserts D6/INIT_B. */
447 for (i = 0; i < timeout; i++) {
448 ret = sigma_read(&data, 1, devc);
449 if (ret < 0)
450 return ret;
451 /* Test if pin D6 got asserted. */
452 if (data & (1 << 5))
453 return 0;
454 /* The D6 was not asserted yet, wait a bit. */
455 usleep(10000);
456 }
457
458 return SR_ERR_TIMEOUT;
459}
460
461/*
462 * Configure the FPGA for logic-analyzer mode.
463 */
464static int sigma_fpga_init_la(struct dev_context *devc)
465{
466 /* Initialize the logic analyzer mode. */
467 uint8_t logic_mode_start[] = {
468 REG_ADDR_LOW | (READ_ID & 0xf),
469 REG_ADDR_HIGH | (READ_ID >> 8),
470 REG_READ_ADDR, /* Read ID register. */
471
472 REG_ADDR_LOW | (WRITE_TEST & 0xf),
473 REG_DATA_LOW | 0x5,
474 REG_DATA_HIGH_WRITE | 0x5,
475 REG_READ_ADDR, /* Read scratch register. */
476
477 REG_DATA_LOW | 0xa,
478 REG_DATA_HIGH_WRITE | 0xa,
479 REG_READ_ADDR, /* Read scratch register. */
480
481 REG_ADDR_LOW | (WRITE_MODE & 0xf),
482 REG_DATA_LOW | 0x0,
483 REG_DATA_HIGH_WRITE | 0x8,
484 };
485
486 uint8_t result[3];
487 int ret;
488
489 /* Initialize the logic analyzer mode. */
490 sigma_write(logic_mode_start, sizeof(logic_mode_start), devc);
491
492 /* Expect a 3 byte reply since we issued three READ requests. */
493 ret = sigma_read(result, 3, devc);
494 if (ret != 3)
495 goto err;
496
497 if (result[0] != 0xa6 || result[1] != 0x55 || result[2] != 0xaa)
498 goto err;
499
500 return SR_OK;
501err:
502 sr_err("Configuration failed. Invalid reply received.");
503 return SR_ERR;
504}
505
506/*
507 * Read the firmware from a file and transform it into a series of bitbang
508 * pulses used to program the FPGA. Note that the *bb_cmd must be free()'d
509 * by the caller of this function.
510 */
511static int sigma_fw_2_bitbang(const char *filename,
512 uint8_t **bb_cmd, gsize *bb_cmd_size)
513{
514 GMappedFile *file;
515 GError *error;
516 gsize i, file_size, bb_size;
517 gchar *firmware;
518 uint8_t *bb_stream, *bbs;
519 uint32_t imm;
520 int bit, v;
521 int ret = SR_OK;
522
523 /*
524 * Map the file and make the mapped buffer writable.
525 * NOTE: Using writable=TRUE does _NOT_ mean that file that is mapped
526 * will be modified. It will not be modified until someone uses
527 * g_file_set_contents() on it.
528 */
529 error = NULL;
530 file = g_mapped_file_new(filename, TRUE, &error);
531 g_assert_no_error(error);
532
533 file_size = g_mapped_file_get_length(file);
534 firmware = g_mapped_file_get_contents(file);
535 g_assert(firmware);
536
537 /* Weird magic transformation below, I have no idea what it does. */
538 imm = 0x3f6df2ab;
539 for (i = 0; i < file_size; i++) {
540 imm = (imm + 0xa853753) % 177 + (imm * 0x8034052);
541 firmware[i] ^= imm & 0xff;
542 }
543
544 /*
545 * Now that the firmware is "transformed", we will transcribe the
546 * firmware blob into a sequence of toggles of the Dx wires. This
547 * sequence will be fed directly into the Sigma, which must be in
548 * the FPGA bitbang programming mode.
549 */
550
551 /* Each bit of firmware is transcribed as two toggles of Dx wires. */
552 bb_size = file_size * 8 * 2;
553 bb_stream = (uint8_t *)g_try_malloc(bb_size);
554 if (!bb_stream) {
555 sr_err("%s: Failed to allocate bitbang stream", __func__);
556 ret = SR_ERR_MALLOC;
557 goto exit;
558 }
559
560 bbs = bb_stream;
561 for (i = 0; i < file_size; i++) {
562 for (bit = 7; bit >= 0; bit--) {
563 v = (firmware[i] & (1 << bit)) ? 0x40 : 0x00;
564 *bbs++ = v | 0x01;
565 *bbs++ = v;
566 }
567 }
568
569 /* The transformation completed successfully, return the result. */
570 *bb_cmd = bb_stream;
571 *bb_cmd_size = bb_size;
572
573exit:
574 g_mapped_file_unref(file);
575 return ret;
576}
577
578static int upload_firmware(int firmware_idx, struct dev_context *devc)
579{
580 int ret;
581 unsigned char *buf;
582 unsigned char pins;
583 size_t buf_size;
584 const char *firmware = sigma_firmware_files[firmware_idx];
585 struct ftdi_context *ftdic = &devc->ftdic;
586
587 /* Make sure it's an ASIX SIGMA. */
588 ret = ftdi_usb_open_desc(ftdic, USB_VENDOR, USB_PRODUCT,
589 USB_DESCRIPTION, NULL);
590 if (ret < 0) {
591 sr_err("ftdi_usb_open failed: %s",
592 ftdi_get_error_string(ftdic));
593 return 0;
594 }
595
596 ret = ftdi_set_bitmode(ftdic, 0xdf, BITMODE_BITBANG);
597 if (ret < 0) {
598 sr_err("ftdi_set_bitmode failed: %s",
599 ftdi_get_error_string(ftdic));
600 return 0;
601 }
602
603 /* Four times the speed of sigmalogan - Works well. */
604 ret = ftdi_set_baudrate(ftdic, 750000);
605 if (ret < 0) {
606 sr_err("ftdi_set_baudrate failed: %s",
607 ftdi_get_error_string(ftdic));
608 return 0;
609 }
610
611 /* Initialize the FPGA for firmware upload. */
612 ret = sigma_fpga_init_bitbang(devc);
613 if (ret)
614 return ret;
615
616 /* Prepare firmware. */
617 ret = sigma_fw_2_bitbang(firmware, &buf, &buf_size);
618 if (ret != SR_OK) {
619 sr_err("An error occured while reading the firmware: %s",
620 firmware);
621 return ret;
622 }
623
624 /* Upload firmare. */
625 sr_info("Uploading firmware file '%s'.", firmware);
626 sigma_write(buf, buf_size, devc);
627
628 g_free(buf);
629
630 ret = ftdi_set_bitmode(ftdic, 0x00, BITMODE_RESET);
631 if (ret < 0) {
632 sr_err("ftdi_set_bitmode failed: %s",
633 ftdi_get_error_string(ftdic));
634 return SR_ERR;
635 }
636
637 ftdi_usb_purge_buffers(ftdic);
638
639 /* Discard garbage. */
640 while (sigma_read(&pins, 1, devc) == 1)
641 ;
642
643 /* Initialize the FPGA for logic-analyzer mode. */
644 ret = sigma_fpga_init_la(devc);
645 if (ret != SR_OK)
646 return ret;
647
648 devc->cur_firmware = firmware_idx;
649
650 sr_info("Firmware uploaded.");
651
652 return SR_OK;
653}
654
655static int dev_open(struct sr_dev_inst *sdi)
656{
657 struct dev_context *devc;
658 int ret;
659
660 devc = sdi->priv;
661
662 /* Make sure it's an ASIX SIGMA. */
663 if ((ret = ftdi_usb_open_desc(&devc->ftdic,
664 USB_VENDOR, USB_PRODUCT, USB_DESCRIPTION, NULL)) < 0) {
665
666 sr_err("ftdi_usb_open failed: %s",
667 ftdi_get_error_string(&devc->ftdic));
668
669 return 0;
670 }
671
672 sdi->status = SR_ST_ACTIVE;
673
674 return SR_OK;
675}
676
677static int set_samplerate(const struct sr_dev_inst *sdi, uint64_t samplerate)
678{
679 struct dev_context *devc;
680 unsigned int i;
681 int ret;
682
683 devc = sdi->priv;
684 ret = SR_OK;
685
686 for (i = 0; i < ARRAY_SIZE(samplerates); i++) {
687 if (samplerates[i] == samplerate)
688 break;
689 }
690 if (samplerates[i] == 0)
691 return SR_ERR_SAMPLERATE;
692
693 if (samplerate <= SR_MHZ(50)) {
694 ret = upload_firmware(0, devc);
695 devc->num_channels = 16;
696 } else if (samplerate == SR_MHZ(100)) {
697 ret = upload_firmware(1, devc);
698 devc->num_channels = 8;
699 } else if (samplerate == SR_MHZ(200)) {
700 ret = upload_firmware(2, devc);
701 devc->num_channels = 4;
702 }
703
704 if (ret == SR_OK) {
705 devc->cur_samplerate = samplerate;
706 devc->period_ps = 1000000000000ULL / samplerate;
707 devc->samples_per_event = 16 / devc->num_channels;
708 devc->state.state = SIGMA_IDLE;
709 }
710
711 return ret;
712}
713
714/*
715 * In 100 and 200 MHz mode, only a single pin rising/falling can be
716 * set as trigger. In other modes, two rising/falling triggers can be set,
717 * in addition to value/mask trigger for any number of channels.
718 *
719 * The Sigma supports complex triggers using boolean expressions, but this
720 * has not been implemented yet.
721 */
722static int convert_trigger(const struct sr_dev_inst *sdi)
723{
724 struct dev_context *devc;
725 struct sr_trigger *trigger;
726 struct sr_trigger_stage *stage;
727 struct sr_trigger_match *match;
728 const GSList *l, *m;
729 int channelbit, trigger_set;
730
731 devc = sdi->priv;
732 memset(&devc->trigger, 0, sizeof(struct sigma_trigger));
733 if (!(trigger = sr_session_trigger_get(sdi->session)))
734 return SR_OK;
735
736 trigger_set = 0;
737 for (l = trigger->stages; l; l = l->next) {
738 stage = l->data;
739 for (m = stage->matches; m; m = m->next) {
740 match = m->data;
741 if (!match->channel->enabled)
742 /* Ignore disabled channels with a trigger. */
743 continue;
744 channelbit = 1 << (match->channel->index);
745 if (devc->cur_samplerate >= SR_MHZ(100)) {
746 /* Fast trigger support. */
747 if (trigger_set) {
748 sr_err("Only a single pin trigger is "
749 "supported in 100 and 200MHz mode.");
750 return SR_ERR;
751 }
752 if (match->match == SR_TRIGGER_FALLING)
753 devc->trigger.fallingmask |= channelbit;
754 else if (match->match == SR_TRIGGER_RISING)
755 devc->trigger.risingmask |= channelbit;
756 else {
757 sr_err("Only rising/falling trigger is "
758 "supported in 100 and 200MHz mode.");
759 return SR_ERR;
760 }
761
762 ++trigger_set;
763 } else {
764 /* Simple trigger support (event). */
765 if (match->match == SR_TRIGGER_ONE) {
766 devc->trigger.simplevalue |= channelbit;
767 devc->trigger.simplemask |= channelbit;
768 }
769 else if (match->match == SR_TRIGGER_ZERO) {
770 devc->trigger.simplevalue &= ~channelbit;
771 devc->trigger.simplemask |= channelbit;
772 }
773 else if (match->match == SR_TRIGGER_FALLING) {
774 devc->trigger.fallingmask |= channelbit;
775 ++trigger_set;
776 }
777 else if (match->match == SR_TRIGGER_RISING) {
778 devc->trigger.risingmask |= channelbit;
779 ++trigger_set;
780 }
781
782 /*
783 * Actually, Sigma supports 2 rising/falling triggers,
784 * but they are ORed and the current trigger syntax
785 * does not permit ORed triggers.
786 */
787 if (trigger_set > 1) {
788 sr_err("Only 1 rising/falling trigger "
789 "is supported.");
790 return SR_ERR;
791 }
792 }
793 }
794 }
795
796
797 return SR_OK;
798}
799
800static int dev_close(struct sr_dev_inst *sdi)
801{
802 struct dev_context *devc;
803
804 devc = sdi->priv;
805
806 /* TODO */
807 if (sdi->status == SR_ST_ACTIVE)
808 ftdi_usb_close(&devc->ftdic);
809
810 sdi->status = SR_ST_INACTIVE;
811
812 return SR_OK;
813}
814
815static int cleanup(void)
816{
817 return dev_clear();
818}
819
820static int config_get(uint32_t key, GVariant **data, const struct sr_dev_inst *sdi,
821 const struct sr_channel_group *cg)
822{
823 struct dev_context *devc;
824
825 (void)cg;
826
827 if (!sdi)
828 return SR_ERR;
829 devc = sdi->priv;
830
831 switch (key) {
832 case SR_CONF_SAMPLERATE:
833 *data = g_variant_new_uint64(devc->cur_samplerate);
834 break;
835 case SR_CONF_LIMIT_MSEC:
836 *data = g_variant_new_uint64(devc->limit_msec);
837 break;
838 case SR_CONF_CAPTURE_RATIO:
839 *data = g_variant_new_uint64(devc->capture_ratio);
840 break;
841 default:
842 return SR_ERR_NA;
843 }
844
845 return SR_OK;
846}
847
848static int config_set(uint32_t key, GVariant *data, const struct sr_dev_inst *sdi,
849 const struct sr_channel_group *cg)
850{
851 struct dev_context *devc;
852 uint64_t tmp;
853 int ret;
854
855 (void)cg;
856
857 if (sdi->status != SR_ST_ACTIVE)
858 return SR_ERR_DEV_CLOSED;
859
860 devc = sdi->priv;
861
862 ret = SR_OK;
863 switch (key) {
864 case SR_CONF_SAMPLERATE:
865 ret = set_samplerate(sdi, g_variant_get_uint64(data));
866 break;
867 case SR_CONF_LIMIT_MSEC:
868 tmp = g_variant_get_uint64(data);
869 if (tmp > 0)
870 devc->limit_msec = g_variant_get_uint64(data);
871 else
872 ret = SR_ERR;
873 break;
874 case SR_CONF_LIMIT_SAMPLES:
875 tmp = g_variant_get_uint64(data);
876 devc->limit_msec = tmp * 1000 / devc->cur_samplerate;
877 break;
878 case SR_CONF_CAPTURE_RATIO:
879 tmp = g_variant_get_uint64(data);
880 if (tmp <= 100)
881 devc->capture_ratio = tmp;
882 else
883 ret = SR_ERR;
884 break;
885 default:
886 ret = SR_ERR_NA;
887 }
888
889 return ret;
890}
891
892static int config_list(uint32_t key, GVariant **data, const struct sr_dev_inst *sdi,
893 const struct sr_channel_group *cg)
894{
895 GVariant *gvar;
896 GVariantBuilder gvb;
897
898 (void)sdi;
899 (void)cg;
900
901 switch (key) {
902 case SR_CONF_DEVICE_OPTIONS:
903 if (!sdi)
904 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT32,
905 devopts, ARRAY_SIZE(devopts), sizeof(uint32_t));
906 else
907 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT32,
908 devopts_global, ARRAY_SIZE(devopts_global), sizeof(uint32_t));
909 break;
910 case SR_CONF_SAMPLERATE:
911 g_variant_builder_init(&gvb, G_VARIANT_TYPE("a{sv}"));
912 gvar = g_variant_new_fixed_array(G_VARIANT_TYPE("t"), samplerates,
913 ARRAY_SIZE(samplerates), sizeof(uint64_t));
914 g_variant_builder_add(&gvb, "{sv}", "samplerates", gvar);
915 *data = g_variant_builder_end(&gvb);
916 break;
917 case SR_CONF_TRIGGER_MATCH:
918 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_INT32,
919 trigger_matches, ARRAY_SIZE(trigger_matches),
920 sizeof(int32_t));
921 break;
922 default:
923 return SR_ERR_NA;
924 }
925
926 return SR_OK;
927}
928
929/* Software trigger to determine exact trigger position. */
930static int get_trigger_offset(uint8_t *samples, uint16_t last_sample,
931 struct sigma_trigger *t)
932{
933 int i;
934 uint16_t sample = 0;
935
936 for (i = 0; i < 8; ++i) {
937 if (i > 0)
938 last_sample = sample;
939 sample = samples[2 * i] | (samples[2 * i + 1] << 8);
940
941 /* Simple triggers. */
942 if ((sample & t->simplemask) != t->simplevalue)
943 continue;
944
945 /* Rising edge. */
946 if (((last_sample & t->risingmask) != 0) ||
947 ((sample & t->risingmask) != t->risingmask))
948 continue;
949
950 /* Falling edge. */
951 if ((last_sample & t->fallingmask) != t->fallingmask ||
952 (sample & t->fallingmask) != 0)
953 continue;
954
955 break;
956 }
957
958 /* If we did not match, return original trigger pos. */
959 return i & 0x7;
960}
961
962
963/*
964 * Return the timestamp of "DRAM cluster".
965 */
966static uint16_t sigma_dram_cluster_ts(struct sigma_dram_cluster *cluster)
967{
968 return (cluster->timestamp_hi << 8) | cluster->timestamp_lo;
969}
970
971static void sigma_decode_dram_cluster(struct sigma_dram_cluster *dram_cluster,
972 unsigned int events_in_cluster,
973 unsigned int triggered,
974 struct sr_dev_inst *sdi)
975{
976 struct dev_context *devc = sdi->priv;
977 struct sigma_state *ss = &devc->state;
978 struct sr_datafeed_packet packet;
979 struct sr_datafeed_logic logic;
980 uint16_t tsdiff, ts;
981 uint8_t samples[2048];
982 unsigned int i;
983
984 ts = sigma_dram_cluster_ts(dram_cluster);
985 tsdiff = ts - ss->lastts;
986 ss->lastts = ts;
987
988 packet.type = SR_DF_LOGIC;
989 packet.payload = &logic;
990 logic.unitsize = 2;
991 logic.data = samples;
992
993 /*
994 * First of all, send Sigrok a copy of the last sample from
995 * previous cluster as many times as needed to make up for
996 * the differential characteristics of data we get from the
997 * Sigma. Sigrok needs one sample of data per period.
998 *
999 * One DRAM cluster contains a timestamp and seven samples,
1000 * the units of timestamp are "devc->period_ps" , the first
1001 * sample in the cluster happens at the time of the timestamp
1002 * and the remaining samples happen at timestamp +1...+6 .
1003 */
1004 for (ts = 0; ts < tsdiff - (EVENTS_PER_CLUSTER - 1); ts++) {
1005 i = ts % 1024;
1006 samples[2 * i + 0] = ss->lastsample & 0xff;
1007 samples[2 * i + 1] = ss->lastsample >> 8;
1008
1009 /*
1010 * If we have 1024 samples ready or we're at the
1011 * end of submitting the padding samples, submit
1012 * the packet to Sigrok.
1013 */
1014 if ((i == 1023) || (ts == (tsdiff - EVENTS_PER_CLUSTER))) {
1015 logic.length = (i + 1) * logic.unitsize;
1016 sr_session_send(sdi, &packet);
1017 }
1018 }
1019
1020 /*
1021 * Parse the samples in current cluster and prepare them
1022 * to be submitted to Sigrok.
1023 */
1024 for (i = 0; i < events_in_cluster; i++) {
1025 samples[2 * i + 1] = dram_cluster->samples[i].sample_lo;
1026 samples[2 * i + 0] = dram_cluster->samples[i].sample_hi;
1027 }
1028
1029 /* Send data up to trigger point (if triggered). */
1030 int trigger_offset = 0;
1031 if (triggered) {
1032 /*
1033 * Trigger is not always accurate to sample because of
1034 * pipeline delay. However, it always triggers before
1035 * the actual event. We therefore look at the next
1036 * samples to pinpoint the exact position of the trigger.
1037 */
1038 trigger_offset = get_trigger_offset(samples,
1039 ss->lastsample, &devc->trigger);
1040
1041 if (trigger_offset > 0) {
1042 packet.type = SR_DF_LOGIC;
1043 logic.length = trigger_offset * logic.unitsize;
1044 sr_session_send(sdi, &packet);
1045 events_in_cluster -= trigger_offset;
1046 }
1047
1048 /* Only send trigger if explicitly enabled. */
1049 if (devc->use_triggers) {
1050 packet.type = SR_DF_TRIGGER;
1051 sr_session_send(sdi, &packet);
1052 }
1053 }
1054
1055 if (events_in_cluster > 0) {
1056 packet.type = SR_DF_LOGIC;
1057 logic.length = events_in_cluster * logic.unitsize;
1058 logic.data = samples + (trigger_offset * logic.unitsize);
1059 sr_session_send(sdi, &packet);
1060 }
1061
1062 ss->lastsample =
1063 samples[2 * (events_in_cluster - 1) + 0] |
1064 (samples[2 * (events_in_cluster - 1) + 1] << 8);
1065
1066}
1067
1068/*
1069 * Decode chunk of 1024 bytes, 64 clusters, 7 events per cluster.
1070 * Each event is 20ns apart, and can contain multiple samples.
1071 *
1072 * For 200 MHz, events contain 4 samples for each channel, spread 5 ns apart.
1073 * For 100 MHz, events contain 2 samples for each channel, spread 10 ns apart.
1074 * For 50 MHz and below, events contain one sample for each channel,
1075 * spread 20 ns apart.
1076 */
1077static int decode_chunk_ts(struct sigma_dram_line *dram_line,
1078 uint16_t events_in_line,
1079 uint32_t trigger_event,
1080 struct sr_dev_inst *sdi)
1081{
1082 struct sigma_dram_cluster *dram_cluster;
1083 struct dev_context *devc = sdi->priv;
1084 unsigned int clusters_in_line =
1085 (events_in_line + (EVENTS_PER_CLUSTER - 1)) / EVENTS_PER_CLUSTER;
1086 unsigned int events_in_cluster;
1087 unsigned int i;
1088 uint32_t trigger_cluster = ~0, triggered = 0;
1089
1090 /* Check if trigger is in this chunk. */
1091 if (trigger_event < (64 * 7)) {
1092 if (devc->cur_samplerate <= SR_MHZ(50)) {
1093 trigger_event -= MIN(EVENTS_PER_CLUSTER - 1,
1094 trigger_event);
1095 }
1096
1097 /* Find in which cluster the trigger occured. */
1098 trigger_cluster = trigger_event / EVENTS_PER_CLUSTER;
1099 }
1100
1101 /* For each full DRAM cluster. */
1102 for (i = 0; i < clusters_in_line; i++) {
1103 dram_cluster = &dram_line->cluster[i];
1104
1105 /* The last cluster might not be full. */
1106 if ((i == clusters_in_line - 1) &&
1107 (events_in_line % EVENTS_PER_CLUSTER)) {
1108 events_in_cluster = events_in_line % EVENTS_PER_CLUSTER;
1109 } else {
1110 events_in_cluster = EVENTS_PER_CLUSTER;
1111 }
1112
1113 triggered = (i == trigger_cluster);
1114 sigma_decode_dram_cluster(dram_cluster, events_in_cluster,
1115 triggered, sdi);
1116 }
1117
1118 return SR_OK;
1119}
1120
1121static int download_capture(struct sr_dev_inst *sdi)
1122{
1123 struct dev_context *devc = sdi->priv;
1124 const uint32_t chunks_per_read = 32;
1125 struct sigma_dram_line *dram_line;
1126 int bufsz;
1127 uint32_t stoppos, triggerpos;
1128 struct sr_datafeed_packet packet;
1129 uint8_t modestatus;
1130
1131 uint32_t i;
1132 uint32_t dl_lines_total, dl_lines_curr, dl_lines_done;
1133 uint32_t dl_events_in_line = 64 * 7;
1134 uint32_t trg_line = ~0, trg_event = ~0;
1135
1136 dram_line = g_try_malloc0(chunks_per_read * sizeof(*dram_line));
1137 if (!dram_line)
1138 return FALSE;
1139
1140 sr_info("Downloading sample data.");
1141
1142 /* Stop acquisition. */
1143 sigma_set_register(WRITE_MODE, 0x11, devc);
1144
1145 /* Set SDRAM Read Enable. */
1146 sigma_set_register(WRITE_MODE, 0x02, devc);
1147
1148 /* Get the current position. */
1149 sigma_read_pos(&stoppos, &triggerpos, devc);
1150
1151 /* Check if trigger has fired. */
1152 modestatus = sigma_get_register(READ_MODE, devc);
1153 if (modestatus & 0x20) {
1154 trg_line = triggerpos >> 9;
1155 trg_event = triggerpos & 0x1ff;
1156 }
1157
1158 /*
1159 * Determine how many 1024b "DRAM lines" do we need to read from the
1160 * Sigma so we have a complete set of samples. Note that the last
1161 * line can be only partial, containing less than 64 clusters.
1162 */
1163 dl_lines_total = (stoppos >> 9) + 1;
1164
1165 dl_lines_done = 0;
1166
1167 while (dl_lines_total > dl_lines_done) {
1168 /* We can download only up-to 32 DRAM lines in one go! */
1169 dl_lines_curr = MIN(chunks_per_read, dl_lines_total);
1170
1171 bufsz = sigma_read_dram(dl_lines_done, dl_lines_curr,
1172 (uint8_t *)dram_line, devc);
1173 /* TODO: Check bufsz. For now, just avoid compiler warnings. */
1174 (void)bufsz;
1175
1176 /* This is the first DRAM line, so find the initial timestamp. */
1177 if (dl_lines_done == 0) {
1178 devc->state.lastts =
1179 sigma_dram_cluster_ts(&dram_line[0].cluster[0]);
1180 devc->state.lastsample = 0;
1181 }
1182
1183 for (i = 0; i < dl_lines_curr; i++) {
1184 uint32_t trigger_event = ~0;
1185 /* The last "DRAM line" can be only partially full. */
1186 if (dl_lines_done + i == dl_lines_total - 1)
1187 dl_events_in_line = stoppos & 0x1ff;
1188
1189 /* Test if the trigger happened on this line. */
1190 if (dl_lines_done + i == trg_line)
1191 trigger_event = trg_event;
1192
1193 decode_chunk_ts(dram_line + i, dl_events_in_line,
1194 trigger_event, sdi);
1195 }
1196
1197 dl_lines_done += dl_lines_curr;
1198 }
1199
1200 /* All done. */
1201 packet.type = SR_DF_END;
1202 sr_session_send(sdi, &packet);
1203
1204 dev_acquisition_stop(sdi, sdi);
1205
1206 g_free(dram_line);
1207
1208 return TRUE;
1209}
1210
1211/*
1212 * Handle the Sigma when in CAPTURE mode. This function checks:
1213 * - Sampling time ended
1214 * - DRAM capacity overflow
1215 * This function triggers download of the samples from Sigma
1216 * in case either of the above conditions is true.
1217 */
1218static int sigma_capture_mode(struct sr_dev_inst *sdi)
1219{
1220 struct dev_context *devc = sdi->priv;
1221
1222 uint64_t running_msec;
1223 struct timeval tv;
1224
1225 uint32_t stoppos, triggerpos;
1226
1227 /* Check if the selected sampling duration passed. */
1228 gettimeofday(&tv, 0);
1229 running_msec = (tv.tv_sec - devc->start_tv.tv_sec) * 1000 +
1230 (tv.tv_usec - devc->start_tv.tv_usec) / 1000;
1231 if (running_msec >= devc->limit_msec)
1232 return download_capture(sdi);
1233
1234 /* Get the position in DRAM to which the FPGA is writing now. */
1235 sigma_read_pos(&stoppos, &triggerpos, devc);
1236 /* Test if DRAM is full and if so, download the data. */
1237 if ((stoppos >> 9) == 32767)
1238 return download_capture(sdi);
1239
1240 return TRUE;
1241}
1242
1243static int receive_data(int fd, int revents, void *cb_data)
1244{
1245 struct sr_dev_inst *sdi;
1246 struct dev_context *devc;
1247
1248 (void)fd;
1249 (void)revents;
1250
1251 sdi = cb_data;
1252 devc = sdi->priv;
1253
1254 if (devc->state.state == SIGMA_IDLE)
1255 return TRUE;
1256
1257 if (devc->state.state == SIGMA_CAPTURE)
1258 return sigma_capture_mode(sdi);
1259
1260 return TRUE;
1261}
1262
1263/* Build a LUT entry used by the trigger functions. */
1264static void build_lut_entry(uint16_t value, uint16_t mask, uint16_t *entry)
1265{
1266 int i, j, k, bit;
1267
1268 /* For each quad channel. */
1269 for (i = 0; i < 4; ++i) {
1270 entry[i] = 0xffff;
1271
1272 /* For each bit in LUT. */
1273 for (j = 0; j < 16; ++j)
1274
1275 /* For each channel in quad. */
1276 for (k = 0; k < 4; ++k) {
1277 bit = 1 << (i * 4 + k);
1278
1279 /* Set bit in entry */
1280 if ((mask & bit) &&
1281 ((!(value & bit)) !=
1282 (!(j & (1 << k)))))
1283 entry[i] &= ~(1 << j);
1284 }
1285 }
1286}
1287
1288/* Add a logical function to LUT mask. */
1289static void add_trigger_function(enum triggerop oper, enum triggerfunc func,
1290 int index, int neg, uint16_t *mask)
1291{
1292 int i, j;
1293 int x[2][2], tmp, a, b, aset, bset, rset;
1294
1295 memset(x, 0, 4 * sizeof(int));
1296
1297 /* Trigger detect condition. */
1298 switch (oper) {
1299 case OP_LEVEL:
1300 x[0][1] = 1;
1301 x[1][1] = 1;
1302 break;
1303 case OP_NOT:
1304 x[0][0] = 1;
1305 x[1][0] = 1;
1306 break;
1307 case OP_RISE:
1308 x[0][1] = 1;
1309 break;
1310 case OP_FALL:
1311 x[1][0] = 1;
1312 break;
1313 case OP_RISEFALL:
1314 x[0][1] = 1;
1315 x[1][0] = 1;
1316 break;
1317 case OP_NOTRISE:
1318 x[1][1] = 1;
1319 x[0][0] = 1;
1320 x[1][0] = 1;
1321 break;
1322 case OP_NOTFALL:
1323 x[1][1] = 1;
1324 x[0][0] = 1;
1325 x[0][1] = 1;
1326 break;
1327 case OP_NOTRISEFALL:
1328 x[1][1] = 1;
1329 x[0][0] = 1;
1330 break;
1331 }
1332
1333 /* Transpose if neg is set. */
1334 if (neg) {
1335 for (i = 0; i < 2; ++i) {
1336 for (j = 0; j < 2; ++j) {
1337 tmp = x[i][j];
1338 x[i][j] = x[1-i][1-j];
1339 x[1-i][1-j] = tmp;
1340 }
1341 }
1342 }
1343
1344 /* Update mask with function. */
1345 for (i = 0; i < 16; ++i) {
1346 a = (i >> (2 * index + 0)) & 1;
1347 b = (i >> (2 * index + 1)) & 1;
1348
1349 aset = (*mask >> i) & 1;
1350 bset = x[b][a];
1351
1352 rset = 0;
1353 if (func == FUNC_AND || func == FUNC_NAND)
1354 rset = aset & bset;
1355 else if (func == FUNC_OR || func == FUNC_NOR)
1356 rset = aset | bset;
1357 else if (func == FUNC_XOR || func == FUNC_NXOR)
1358 rset = aset ^ bset;
1359
1360 if (func == FUNC_NAND || func == FUNC_NOR || func == FUNC_NXOR)
1361 rset = !rset;
1362
1363 *mask &= ~(1 << i);
1364
1365 if (rset)
1366 *mask |= 1 << i;
1367 }
1368}
1369
1370/*
1371 * Build trigger LUTs used by 50 MHz and lower sample rates for supporting
1372 * simple pin change and state triggers. Only two transitions (rise/fall) can be
1373 * set at any time, but a full mask and value can be set (0/1).
1374 */
1375static int build_basic_trigger(struct triggerlut *lut, struct dev_context *devc)
1376{
1377 int i,j;
1378 uint16_t masks[2] = { 0, 0 };
1379
1380 memset(lut, 0, sizeof(struct triggerlut));
1381
1382 /* Contant for simple triggers. */
1383 lut->m4 = 0xa000;
1384
1385 /* Value/mask trigger support. */
1386 build_lut_entry(devc->trigger.simplevalue, devc->trigger.simplemask,
1387 lut->m2d);
1388
1389 /* Rise/fall trigger support. */
1390 for (i = 0, j = 0; i < 16; ++i) {
1391 if (devc->trigger.risingmask & (1 << i) ||
1392 devc->trigger.fallingmask & (1 << i))
1393 masks[j++] = 1 << i;
1394 }
1395
1396 build_lut_entry(masks[0], masks[0], lut->m0d);
1397 build_lut_entry(masks[1], masks[1], lut->m1d);
1398
1399 /* Add glue logic */
1400 if (masks[0] || masks[1]) {
1401 /* Transition trigger. */
1402 if (masks[0] & devc->trigger.risingmask)
1403 add_trigger_function(OP_RISE, FUNC_OR, 0, 0, &lut->m3);
1404 if (masks[0] & devc->trigger.fallingmask)
1405 add_trigger_function(OP_FALL, FUNC_OR, 0, 0, &lut->m3);
1406 if (masks[1] & devc->trigger.risingmask)
1407 add_trigger_function(OP_RISE, FUNC_OR, 1, 0, &lut->m3);
1408 if (masks[1] & devc->trigger.fallingmask)
1409 add_trigger_function(OP_FALL, FUNC_OR, 1, 0, &lut->m3);
1410 } else {
1411 /* Only value/mask trigger. */
1412 lut->m3 = 0xffff;
1413 }
1414
1415 /* Triggertype: event. */
1416 lut->params.selres = 3;
1417
1418 return SR_OK;
1419}
1420
1421static int dev_acquisition_start(const struct sr_dev_inst *sdi, void *cb_data)
1422{
1423 struct dev_context *devc;
1424 struct clockselect_50 clockselect;
1425 int frac, triggerpin, ret;
1426 uint8_t triggerselect = 0;
1427 struct triggerinout triggerinout_conf;
1428 struct triggerlut lut;
1429
1430 if (sdi->status != SR_ST_ACTIVE)
1431 return SR_ERR_DEV_CLOSED;
1432
1433 devc = sdi->priv;
1434
1435 if (convert_trigger(sdi) != SR_OK) {
1436 sr_err("Failed to configure triggers.");
1437 return SR_ERR;
1438 }
1439
1440 /* If the samplerate has not been set, default to 200 kHz. */
1441 if (devc->cur_firmware == -1) {
1442 if ((ret = set_samplerate(sdi, SR_KHZ(200))) != SR_OK)
1443 return ret;
1444 }
1445
1446 /* Enter trigger programming mode. */
1447 sigma_set_register(WRITE_TRIGGER_SELECT1, 0x20, devc);
1448
1449 /* 100 and 200 MHz mode. */
1450 if (devc->cur_samplerate >= SR_MHZ(100)) {
1451 sigma_set_register(WRITE_TRIGGER_SELECT1, 0x81, devc);
1452
1453 /* Find which pin to trigger on from mask. */
1454 for (triggerpin = 0; triggerpin < 8; ++triggerpin)
1455 if ((devc->trigger.risingmask | devc->trigger.fallingmask) &
1456 (1 << triggerpin))
1457 break;
1458
1459 /* Set trigger pin and light LED on trigger. */
1460 triggerselect = (1 << LEDSEL1) | (triggerpin & 0x7);
1461
1462 /* Default rising edge. */
1463 if (devc->trigger.fallingmask)
1464 triggerselect |= 1 << 3;
1465
1466 /* All other modes. */
1467 } else if (devc->cur_samplerate <= SR_MHZ(50)) {
1468 build_basic_trigger(&lut, devc);
1469
1470 sigma_write_trigger_lut(&lut, devc);
1471
1472 triggerselect = (1 << LEDSEL1) | (1 << LEDSEL0);
1473 }
1474
1475 /* Setup trigger in and out pins to default values. */
1476 memset(&triggerinout_conf, 0, sizeof(struct triggerinout));
1477 triggerinout_conf.trgout_bytrigger = 1;
1478 triggerinout_conf.trgout_enable = 1;
1479
1480 sigma_write_register(WRITE_TRIGGER_OPTION,
1481 (uint8_t *) &triggerinout_conf,
1482 sizeof(struct triggerinout), devc);
1483
1484 /* Go back to normal mode. */
1485 sigma_set_register(WRITE_TRIGGER_SELECT1, triggerselect, devc);
1486
1487 /* Set clock select register. */
1488 if (devc->cur_samplerate == SR_MHZ(200))
1489 /* Enable 4 channels. */
1490 sigma_set_register(WRITE_CLOCK_SELECT, 0xf0, devc);
1491 else if (devc->cur_samplerate == SR_MHZ(100))
1492 /* Enable 8 channels. */
1493 sigma_set_register(WRITE_CLOCK_SELECT, 0x00, devc);
1494 else {
1495 /*
1496 * 50 MHz mode (or fraction thereof). Any fraction down to
1497 * 50 MHz / 256 can be used, but is not supported by sigrok API.
1498 */
1499 frac = SR_MHZ(50) / devc->cur_samplerate - 1;
1500
1501 clockselect.async = 0;
1502 clockselect.fraction = frac;
1503 clockselect.disabled_channels = 0;
1504
1505 sigma_write_register(WRITE_CLOCK_SELECT,
1506 (uint8_t *) &clockselect,
1507 sizeof(clockselect), devc);
1508 }
1509
1510 /* Setup maximum post trigger time. */
1511 sigma_set_register(WRITE_POST_TRIGGER,
1512 (devc->capture_ratio * 255) / 100, devc);
1513
1514 /* Start acqusition. */
1515 gettimeofday(&devc->start_tv, 0);
1516 sigma_set_register(WRITE_MODE, 0x0d, devc);
1517
1518 devc->cb_data = cb_data;
1519
1520 /* Send header packet to the session bus. */
1521 std_session_send_df_header(sdi, LOG_PREFIX);
1522
1523 /* Add capture source. */
1524 sr_session_source_add(sdi->session, 0, G_IO_IN, 10, receive_data, (void *)sdi);
1525
1526 devc->state.state = SIGMA_CAPTURE;
1527
1528 return SR_OK;
1529}
1530
1531static int dev_acquisition_stop(struct sr_dev_inst *sdi, void *cb_data)
1532{
1533 struct dev_context *devc;
1534
1535 (void)cb_data;
1536
1537 devc = sdi->priv;
1538 devc->state.state = SIGMA_IDLE;
1539
1540 sr_session_source_remove(sdi->session, 0);
1541
1542 return SR_OK;
1543}
1544
1545SR_PRIV struct sr_dev_driver asix_sigma_driver_info = {
1546 .name = "asix-sigma",
1547 .longname = "ASIX SIGMA/SIGMA2",
1548 .api_version = 1,
1549 .init = init,
1550 .cleanup = cleanup,
1551 .scan = scan,
1552 .dev_list = dev_list,
1553 .dev_clear = dev_clear,
1554 .config_get = config_get,
1555 .config_set = config_set,
1556 .config_list = config_list,
1557 .dev_open = dev_open,
1558 .dev_close = dev_close,
1559 .dev_acquisition_start = dev_acquisition_start,
1560 .dev_acquisition_stop = dev_acquisition_stop,
1561 .priv = NULL,
1562};
Hardware access and backend lib