]> sigrok.org Git - libsigrok.git/blame - src/hardware/scpi-dmm/api.c
scpi: Raise severity when IDN response lacks the serial number field.
[libsigrok.git] / src / hardware / scpi-dmm / api.c
CommitLineData
7a396ff5
GS
1/*
2 * This file is part of the libsigrok project.
3 *
4 * Copyright (C) 2018 Gerhard Sittig <gerhard.sittig@gmx.net>
5 *
6 * This program is free software: you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation, either version 3 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program. If not, see <http://www.gnu.org/licenses/>.
18 */
19
3cdad416 20#include <string.h>
7a396ff5
GS
21#include "protocol.h"
22
0617bb5a
GS
23static struct sr_dev_driver scpi_dmm_driver_info;
24
3cdad416
GS
25static const uint32_t scanopts[] = {
26 SR_CONF_CONN,
31e65c62 27 SR_CONF_SERIALCOMM,
3cdad416
GS
28};
29
30static const uint32_t drvopts[] = {
31 SR_CONF_MULTIMETER,
32};
33
1d2f9963 34static const uint32_t devopts_generic[] = {
3cdad416
GS
35 SR_CONF_CONTINUOUS,
36 SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET,
37 SR_CONF_LIMIT_MSEC | SR_CONF_GET | SR_CONF_SET,
38 SR_CONF_MEASURED_QUANTITY | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
39};
40
41static const struct scpi_command cmdset_agilent[] = {
42 { DMM_CMD_SETUP_REMOTE, "\n", },
43 { DMM_CMD_SETUP_FUNC, "CONF:%s", },
44 { DMM_CMD_QUERY_FUNC, "CONF?", },
45 { DMM_CMD_START_ACQ, "MEAS", },
46 { DMM_CMD_STOP_ACQ, "ABORT", },
47 { DMM_CMD_QUERY_VALUE, "READ?", },
48 { DMM_CMD_QUERY_PREC, "CONF?", },
49 ALL_ZERO,
50};
51
a1619831 52/*
1c8110db 53 * cmdset_hp is used for the 34401A, which was added to this code after the
a1619831
AG
54 * 34405A and 34465A. It differs in starting the measurement with INIT: using
55 * MEAS without a trailing '?' (as used for the 34405A) is not valid for the
1c8110db
FS
56 * 34401A and gives an error.
57 * I'm surprised the same instruction sequence doesn't work and INIT may
58 * work for both, but I don't have the others to re-test.
a1619831 59 *
85cff5cf
MW
60 * cmdset_hp also works well for the 34410A, using cmdset_agilent throws an
61 * error on 'MEAS' without a '?'.
62 *
1c8110db
FS
63 * On the 34401A,
64 * MEAS <optional parameters> ? configures, arms, triggers and waits
a1619831
AG
65 * for a reading
66 * CONF <parameters> configures
1c8110db 67 * INIT prepares for triggering (trigger mode is not set, assumed
a1619831
AG
68 * internal - external might time out)
69 * *OPC waits for completion, and
70 * READ? retrieves the result
71 */
72static const struct scpi_command cmdset_hp[] = {
73 { DMM_CMD_SETUP_REMOTE, "\n", },
74 { DMM_CMD_SETUP_FUNC, "CONF:%s", },
75 { DMM_CMD_QUERY_FUNC, "CONF?", },
76 { DMM_CMD_START_ACQ, "INIT", },
77 { DMM_CMD_STOP_ACQ, "ABORT", },
78 { DMM_CMD_QUERY_VALUE, "READ?", },
79 { DMM_CMD_QUERY_PREC, "CONF?", },
80 ALL_ZERO,
81};
82
d0b602f0
TK
83static const struct scpi_command cmdset_gwinstek[] = {
84 { DMM_CMD_SETUP_REMOTE, "SYST:REM", },
85 { DMM_CMD_SETUP_FUNC, "CONF:%s", },
86 { DMM_CMD_QUERY_FUNC, "CONF:STAT:FUNC?", },
87 { DMM_CMD_START_ACQ, "*CLS;SYST:REM", },
88 { DMM_CMD_STOP_ACQ, "SYST:LOC", },
89 { DMM_CMD_QUERY_VALUE, "VAL1?", },
90 { DMM_CMD_QUERY_PREC, "SENS:DET:RATE?", },
91 ALL_ZERO,
92};
93
868fc65e
TK
94static const struct scpi_command cmdset_gwinstek_906x[] = {
95 { DMM_CMD_SETUP_REMOTE, "SYST:REM", },
96 { DMM_CMD_SETUP_FUNC, "CONF:%s", },
97 { DMM_CMD_QUERY_FUNC, "CONF?", },
98 { DMM_CMD_START_ACQ, "*CLS;SYST:REM", },
99 { DMM_CMD_STOP_ACQ, "SYST:LOC", },
100 { DMM_CMD_QUERY_VALUE, "VAL1?", },
101 { DMM_CMD_QUERY_PREC, "SENS:DET:RATE?", },
102 ALL_ZERO,
103};
104
64d03de1 105static const struct mqopt_item mqopts_agilent_34405a[] = {
3cdad416
GS
106 { SR_MQ_VOLTAGE, SR_MQFLAG_DC, "VOLT:DC", "VOLT ", NO_DFLT_PREC, },
107 { SR_MQ_VOLTAGE, SR_MQFLAG_AC, "VOLT:AC", "VOLT:AC ", NO_DFLT_PREC, },
108 { SR_MQ_CURRENT, SR_MQFLAG_DC, "CURR:DC", "CURR ", NO_DFLT_PREC, },
109 { SR_MQ_CURRENT, SR_MQFLAG_AC, "CURR:AC", "CURR:AC ", NO_DFLT_PREC, },
110 { SR_MQ_RESISTANCE, 0, "RES", "RES ", NO_DFLT_PREC, },
3cdad416
GS
111 { SR_MQ_CONTINUITY, 0, "CONT", "CONT", -1, },
112 { SR_MQ_CAPACITANCE, 0, "CAP", "CAP ", NO_DFLT_PREC, },
113 { SR_MQ_VOLTAGE, SR_MQFLAG_DC | SR_MQFLAG_DIODE, "DIOD", "DIOD", -4, },
114 { SR_MQ_TEMPERATURE, 0, "TEMP", "TEMP ", NO_DFLT_PREC, },
115 { SR_MQ_FREQUENCY, 0, "FREQ", "FREQ ", NO_DFLT_PREC, },
116};
117
a1619831
AG
118static const struct mqopt_item mqopts_agilent_34401a[] = {
119 { SR_MQ_VOLTAGE, SR_MQFLAG_DC, "VOLT:DC", "VOLT ", NO_DFLT_PREC, },
120 { SR_MQ_VOLTAGE, SR_MQFLAG_AC, "VOLT:AC", "VOLT:AC ", NO_DFLT_PREC, },
121 { SR_MQ_CURRENT, SR_MQFLAG_DC, "CURR:DC", "CURR ", NO_DFLT_PREC, },
122 { SR_MQ_CURRENT, SR_MQFLAG_AC, "CURR:AC", "CURR:AC ", NO_DFLT_PREC, },
123 { SR_MQ_RESISTANCE, 0, "RES", "RES ", NO_DFLT_PREC, },
124 { SR_MQ_RESISTANCE, SR_MQFLAG_FOUR_WIRE, "FRES", "FRES ", NO_DFLT_PREC, },
125 { SR_MQ_CONTINUITY, 0, "CONT", "CONT", -1, },
126 { SR_MQ_VOLTAGE, SR_MQFLAG_DC | SR_MQFLAG_DIODE, "DIOD", "DIOD", -4, },
127 { SR_MQ_FREQUENCY, 0, "FREQ", "FREQ ", NO_DFLT_PREC, },
128 { SR_MQ_TIME, 0, "PER", "PER ", NO_DFLT_PREC, },
129};
130
d0b602f0
TK
131static const struct mqopt_item mqopts_gwinstek_gdm8200a[] = {
132 { SR_MQ_VOLTAGE, SR_MQFLAG_DC, "VOLT:DC", "01", NO_DFLT_PREC, },
133 { SR_MQ_VOLTAGE, SR_MQFLAG_AC, "VOLT:AC", "02", NO_DFLT_PREC, },
134 { SR_MQ_CURRENT, SR_MQFLAG_DC, "CURR:DC", "03", NO_DFLT_PREC, },
135 { SR_MQ_CURRENT, SR_MQFLAG_AC, "CURR:AC", "04", NO_DFLT_PREC, },
136 { SR_MQ_CURRENT, SR_MQFLAG_DC, "CURR:DC", "05", NO_DFLT_PREC, }, /* mA */
137 { SR_MQ_CURRENT, SR_MQFLAG_AC, "CURR:AC", "06", NO_DFLT_PREC, }, /* mA */
138 { SR_MQ_RESISTANCE, 0, "RES", "07", NO_DFLT_PREC, },
139 { SR_MQ_RESISTANCE, SR_MQFLAG_FOUR_WIRE, "FRES", "16", NO_DFLT_PREC, },
140 { SR_MQ_CONTINUITY, 0, "CONT", "13", -1, },
141 { SR_MQ_VOLTAGE, SR_MQFLAG_DC | SR_MQFLAG_DIODE, "DIOD", "17", -4, },
142 { SR_MQ_TEMPERATURE, 0, "TEMP", "09", NO_DFLT_PREC, }, /* Celsius */
143 { SR_MQ_TEMPERATURE, 0, "TEMP", "15", NO_DFLT_PREC, }, /* Fahrenheit */
144 { SR_MQ_FREQUENCY, 0, "FREQ", "08", NO_DFLT_PREC, },
145 { SR_MQ_TIME, 0, "PER", "14", NO_DFLT_PREC, },
146};
147
868fc65e
TK
148static const struct mqopt_item mqopts_gwinstek_gdm906x[] = {
149 { SR_MQ_VOLTAGE, SR_MQFLAG_DC, "VOLT:DC", "VOLT ", NO_DFLT_PREC, },
150 { SR_MQ_VOLTAGE, SR_MQFLAG_AC, "VOLT:AC", "VOLT:AC", NO_DFLT_PREC, },
151 { SR_MQ_CURRENT, SR_MQFLAG_DC, "CURR:DC", "CURR ", NO_DFLT_PREC, },
152 { SR_MQ_CURRENT, SR_MQFLAG_AC, "CURR:AC", "CURR:AC", NO_DFLT_PREC, },
153 { SR_MQ_RESISTANCE, 0, "RES", "RES", NO_DFLT_PREC, },
154 { SR_MQ_RESISTANCE, SR_MQFLAG_FOUR_WIRE, "FRES", "FRES", NO_DFLT_PREC, },
155 { SR_MQ_CONTINUITY, 0, "CONT", "CONT", -1, },
156 { SR_MQ_VOLTAGE, SR_MQFLAG_DC | SR_MQFLAG_DIODE, "DIOD", "DIOD", -4, },
157 { SR_MQ_TEMPERATURE, 0, "TEMP", "TEMP", NO_DFLT_PREC, },
158 { SR_MQ_FREQUENCY, 0, "FREQ", "FREQ", NO_DFLT_PREC, },
159 { SR_MQ_TIME, 0, "PER", "PER", NO_DFLT_PREC, },
160 { SR_MQ_CAPACITANCE, 0, "CAP", "CAP", NO_DFLT_PREC, },
161};
162
3cdad416
GS
163SR_PRIV const struct scpi_dmm_model models[] = {
164 {
165 "Agilent", "34405A",
64d03de1 166 1, 5, cmdset_agilent, ARRAY_AND_SIZE(mqopts_agilent_34405a),
3cdad416 167 scpi_dmm_get_meas_agilent,
1d2f9963 168 ARRAY_AND_SIZE(devopts_generic),
1c8110db 169 0,
3cdad416 170 },
85cff5cf
MW
171 {
172 "Agilent", "34410A",
173 1, 6, cmdset_hp, ARRAY_AND_SIZE(mqopts_agilent_34405a),
174 scpi_dmm_get_meas_agilent,
175 ARRAY_AND_SIZE(devopts_generic),
176 0,
177 },
08e8c0e5
MW
178 {
179 "Keysight", "34465A",
180 1, 5, cmdset_agilent, ARRAY_AND_SIZE(mqopts_agilent_34405a),
181 scpi_dmm_get_meas_agilent,
182 ARRAY_AND_SIZE(devopts_generic),
1c8110db 183 0,
a1619831
AG
184 },
185 {
186 "HP", "34401A",
187 1, 6, cmdset_hp, ARRAY_AND_SIZE(mqopts_agilent_34401a),
188 scpi_dmm_get_meas_agilent,
189 ARRAY_AND_SIZE(devopts_generic),
190 /* 34401A: typ. 1020ms for AC readings (default is 1000ms). */
1c8110db 191 1000 * 1500,
08e8c0e5 192 },
d0b602f0
TK
193 {
194 "GW", "GDM8251A",
195 1, 6, cmdset_gwinstek, ARRAY_AND_SIZE(mqopts_gwinstek_gdm8200a),
196 scpi_dmm_get_meas_gwinstek,
197 ARRAY_AND_SIZE(devopts_generic),
198 1000 * 2500,
199 },
200 {
201 "GW", "GDM8255A",
202 1, 6, cmdset_gwinstek, ARRAY_AND_SIZE(mqopts_gwinstek_gdm8200a),
203 scpi_dmm_get_meas_gwinstek,
204 ARRAY_AND_SIZE(devopts_generic),
205 1000 * 2500,
206 },
868fc65e
TK
207 {
208 "GWInstek", "GDM9060",
209 1, 6, cmdset_gwinstek_906x, ARRAY_AND_SIZE(mqopts_gwinstek_gdm906x),
210 scpi_dmm_get_meas_agilent,
211 ARRAY_AND_SIZE(devopts_generic),
212 0,
213 },
214 {
215 "GWInstek", "GDM9061",
216 1, 6, cmdset_gwinstek_906x, ARRAY_AND_SIZE(mqopts_gwinstek_gdm906x),
217 scpi_dmm_get_meas_agilent,
218 ARRAY_AND_SIZE(devopts_generic),
219 0,
220 },
3cdad416
GS
221};
222
223static const struct scpi_dmm_model *is_compatible(const char *vendor, const char *model)
7a396ff5 224{
3cdad416
GS
225 size_t i;
226 const struct scpi_dmm_model *entry;
227
228 for (i = 0; i < ARRAY_SIZE(models); i++) {
229 entry = &models[i];
230 if (!entry->vendor || !entry->model)
231 continue;
232 if (strcmp(vendor, entry->vendor) != 0)
233 continue;
234 if (strcmp(model, entry->model) != 0)
235 continue;
236 return entry;
237 }
7a396ff5 238
3cdad416
GS
239 return NULL;
240}
7a396ff5 241
3cdad416
GS
242static struct sr_dev_inst *probe_device(struct sr_scpi_dev_inst *scpi)
243{
244 struct sr_scpi_hw_info *hw_info;
245 int ret;
246 const char *vendor;
247 const struct scpi_dmm_model *model;
248 struct sr_dev_inst *sdi;
249 struct dev_context *devc;
250 size_t i;
251 gchar *channel_name;
252
3cdad416 253 scpi_dmm_cmd_delay(scpi);
28877994 254 ret = sr_scpi_get_hw_id(scpi, &hw_info);
3cdad416
GS
255 if (ret != SR_OK) {
256 sr_info("Could not get IDN response.");
257 return NULL;
258 }
259 vendor = sr_vendor_alias(hw_info->manufacturer);
260 model = is_compatible(vendor, hw_info->model);
261 if (!model) {
262 sr_scpi_hw_info_free(hw_info);
263 return NULL;
264 }
7a396ff5 265
3cdad416
GS
266 sdi = g_malloc0(sizeof(*sdi));
267 sdi->vendor = g_strdup(hw_info->manufacturer);
268 sdi->model = g_strdup(hw_info->model);
269 sdi->version = g_strdup(hw_info->firmware_version);
270 sdi->serial_num = g_strdup(hw_info->serial_number);
271 sdi->conn = scpi;
272 sdi->driver = &scpi_dmm_driver_info;
273 sdi->inst_type = SR_INST_SCPI;
274 sr_scpi_hw_info_free(hw_info);
1c8110db 275 if (model->read_timeout_us) /* non-default read timeout */
a1619831 276 scpi->read_timeout_us = model->read_timeout_us;
3cdad416
GS
277 devc = g_malloc0(sizeof(*devc));
278 sdi->priv = devc;
279 devc->num_channels = model->num_channels;
280 devc->cmdset = model->cmdset;
281 devc->model = model;
d0b602f0 282 devc->precision = NULL;
3cdad416
GS
283
284 for (i = 0; i < devc->num_channels; i++) {
285 channel_name = g_strdup_printf("P%zu", i + 1);
286 sr_channel_new(sdi, 0, SR_CHANNEL_ANALOG, TRUE, channel_name);
287 }
288
289 return sdi;
290}
7a396ff5 291
3cdad416
GS
292static GSList *scan(struct sr_dev_driver *di, GSList *options)
293{
294 return sr_scpi_scan(di->context, options, probe_device);
7a396ff5
GS
295}
296
297static int dev_open(struct sr_dev_inst *sdi)
298{
3cdad416
GS
299 struct sr_scpi_dev_inst *scpi;
300 int ret;
7a396ff5 301
3cdad416
GS
302 scpi = sdi->conn;
303 ret = sr_scpi_open(scpi);
304 if (ret < 0) {
305 sr_err("Failed to open SCPI device: %s.", sr_strerror(ret));
306 return SR_ERR;
307 }
7a396ff5
GS
308
309 return SR_OK;
310}
311
312static int dev_close(struct sr_dev_inst *sdi)
313{
3cdad416 314 struct sr_scpi_dev_inst *scpi;
7a396ff5 315
3cdad416
GS
316 scpi = sdi->conn;
317 if (!scpi)
318 return SR_ERR_BUG;
7a396ff5 319
3cdad416
GS
320 sr_dbg("DIAG: sdi->status %d.", sdi->status - SR_ST_NOT_FOUND);
321 if (sdi->status <= SR_ST_INACTIVE)
322 return SR_OK;
323
324 return sr_scpi_close(scpi);
7a396ff5
GS
325}
326
327static int config_get(uint32_t key, GVariant **data,
328 const struct sr_dev_inst *sdi, const struct sr_channel_group *cg)
329{
3cdad416
GS
330 struct dev_context *devc;
331 enum sr_mq mq;
332 enum sr_mqflag mqflag;
333 GVariant *arr[2];
7a396ff5
GS
334 int ret;
335
7a396ff5
GS
336 (void)cg;
337
3cdad416
GS
338 devc = sdi->priv;
339
7a396ff5 340 switch (key) {
3cdad416
GS
341 case SR_CONF_LIMIT_SAMPLES:
342 case SR_CONF_LIMIT_MSEC:
343 return sr_sw_limits_config_get(&devc->limits, key, data);
344 case SR_CONF_MEASURED_QUANTITY:
08f3b427 345 ret = scpi_dmm_get_mq(sdi, &mq, &mqflag, NULL, NULL);
3cdad416
GS
346 if (ret != SR_OK)
347 return ret;
348 arr[0] = g_variant_new_uint32(mq);
349 arr[1] = g_variant_new_uint64(mqflag);
350 *data = g_variant_new_tuple(arr, ARRAY_SIZE(arr));
351 return SR_OK;
7a396ff5
GS
352 default:
353 return SR_ERR_NA;
354 }
7a396ff5
GS
355}
356
357static int config_set(uint32_t key, GVariant *data,
358 const struct sr_dev_inst *sdi, const struct sr_channel_group *cg)
359{
3cdad416
GS
360 struct dev_context *devc;
361 enum sr_mq mq;
362 enum sr_mqflag mqflag;
363 GVariant *tuple_child;
7a396ff5 364
7a396ff5
GS
365 (void)cg;
366
3cdad416
GS
367 devc = sdi->priv;
368
7a396ff5 369 switch (key) {
3cdad416
GS
370 case SR_CONF_LIMIT_SAMPLES:
371 case SR_CONF_LIMIT_MSEC:
372 return sr_sw_limits_config_set(&devc->limits, key, data);
373 case SR_CONF_MEASURED_QUANTITY:
374 tuple_child = g_variant_get_child_value(data, 0);
375 mq = g_variant_get_uint32(tuple_child);
ff5fb185 376 g_variant_unref(tuple_child);
3cdad416
GS
377 tuple_child = g_variant_get_child_value(data, 1);
378 mqflag = g_variant_get_uint64(tuple_child);
379 g_variant_unref(tuple_child);
380 return scpi_dmm_set_mq(sdi, mq, mqflag);
7a396ff5 381 default:
3cdad416 382 return SR_ERR_NA;
7a396ff5 383 }
7a396ff5
GS
384}
385
386static int config_list(uint32_t key, GVariant **data,
387 const struct sr_dev_inst *sdi, const struct sr_channel_group *cg)
388{
3cdad416
GS
389 struct dev_context *devc;
390 GVariant *gvar, *arr[2];
391 GVariantBuilder gvb;
392 size_t i;
7a396ff5 393
7a396ff5
GS
394 (void)cg;
395
3cdad416
GS
396 devc = sdi ? sdi->priv : NULL;
397
7a396ff5 398 switch (key) {
3cdad416
GS
399 case SR_CONF_SCAN_OPTIONS:
400 case SR_CONF_DEVICE_OPTIONS:
1d2f9963
GS
401 if (!devc)
402 return STD_CONFIG_LIST(key, data, sdi, cg,
403 scanopts, drvopts, devopts_generic);
404 return std_opts_config_list(key, data, sdi, cg,
405 ARRAY_AND_SIZE(scanopts), ARRAY_AND_SIZE(drvopts),
406 devc->model->devopts, devc->model->devopts_size);
3cdad416
GS
407 case SR_CONF_MEASURED_QUANTITY:
408 /* TODO Use std_gvar_measured_quantities() when available. */
409 if (!devc)
410 return SR_ERR_ARG;
411 g_variant_builder_init(&gvb, G_VARIANT_TYPE_ARRAY);
412 for (i = 0; i < devc->model->mqopt_size; i++) {
413 arr[0] = g_variant_new_uint32(devc->model->mqopts[i].mq);
414 arr[1] = g_variant_new_uint64(devc->model->mqopts[i].mqflag);
415 gvar = g_variant_new_tuple(arr, ARRAY_SIZE(arr));
416 g_variant_builder_add_value(&gvb, gvar);
417 }
418 *data = g_variant_builder_end(&gvb);
419 return SR_OK;
7a396ff5 420 default:
3cdad416 421 (void)devc;
7a396ff5
GS
422 return SR_ERR_NA;
423 }
7a396ff5
GS
424}
425
426static int dev_acquisition_start(const struct sr_dev_inst *sdi)
427{
3cdad416
GS
428 struct sr_scpi_dev_inst *scpi;
429 struct dev_context *devc;
430 int ret;
08f3b427 431 const struct mqopt_item *item;
3cdad416 432 const char *command;
d0b602f0 433 char *response;
3cdad416
GS
434
435 scpi = sdi->conn;
436 devc = sdi->priv;
437
438 ret = scpi_dmm_get_mq(sdi, &devc->start_acq_mq.curr_mq,
08f3b427 439 &devc->start_acq_mq.curr_mqflag, NULL, &item);
3cdad416
GS
440 if (ret != SR_OK)
441 return ret;
442
d0b602f0
TK
443 /*
444 * Query for current precision if DMM supports the command
445 */
446 command = sr_scpi_cmd_get(devc->cmdset, DMM_CMD_QUERY_PREC);
447 if (command && *command) {
448 scpi_dmm_cmd_delay(scpi);
449 ret = sr_scpi_get_string(scpi, command, &response);
450 if (ret == SR_OK) {
451 g_strstrip(response);
452 if (devc->precision)
453 g_free(devc->precision);
454 devc->precision=g_strdup(response);
455 g_free(response);
456 sr_dbg("%s: Precision: '%s'", __func__, devc->precision);
457 } else {
458 sr_info("%s: Precision query ('%s') failed: %d",
459 __func__, command, ret);
460 }
461 }
462
3cdad416
GS
463 command = sr_scpi_cmd_get(devc->cmdset, DMM_CMD_START_ACQ);
464 if (command && *command) {
3cdad416 465 scpi_dmm_cmd_delay(scpi);
28877994 466 ret = sr_scpi_send(scpi, command);
3cdad416
GS
467 if (ret != SR_OK)
468 return ret;
469 }
7a396ff5 470
3cdad416
GS
471 sr_sw_limits_acquisition_start(&devc->limits);
472 ret = std_session_send_df_header(sdi);
473 if (ret != SR_OK)
474 return ret;
475
476 ret = sr_scpi_source_add(sdi->session, scpi, G_IO_IN, 10,
477 scpi_dmm_receive_data, (void *)sdi);
478 if (ret != SR_OK)
479 return ret;
7a396ff5
GS
480
481 return SR_OK;
482}
483
484static int dev_acquisition_stop(struct sr_dev_inst *sdi)
485{
3cdad416
GS
486 struct sr_scpi_dev_inst *scpi;
487 struct dev_context *devc;
488 const char *command;
489
490 scpi = sdi->conn;
491 devc = sdi->priv;
7a396ff5 492
3cdad416
GS
493 command = sr_scpi_cmd_get(devc->cmdset, DMM_CMD_STOP_ACQ);
494 if (command && *command) {
3cdad416 495 scpi_dmm_cmd_delay(scpi);
28877994 496 (void)sr_scpi_send(scpi, command);
3cdad416
GS
497 }
498 sr_scpi_source_remove(sdi->session, scpi);
499
500 std_session_send_df_end(sdi);
7a396ff5 501
d0b602f0
TK
502 if (devc->precision) {
503 g_free(devc->precision);
504 devc->precision = NULL;
505 }
506
7a396ff5
GS
507 return SR_OK;
508}
509
0617bb5a 510static struct sr_dev_driver scpi_dmm_driver_info = {
7a396ff5
GS
511 .name = "scpi-dmm",
512 .longname = "SCPI DMM",
513 .api_version = 1,
514 .init = std_init,
515 .cleanup = std_cleanup,
516 .scan = scan,
517 .dev_list = std_dev_list,
518 .dev_clear = std_dev_clear,
519 .config_get = config_get,
520 .config_set = config_set,
521 .config_list = config_list,
522 .dev_open = dev_open,
523 .dev_close = dev_close,
524 .dev_acquisition_start = dev_acquisition_start,
525 .dev_acquisition_stop = dev_acquisition_stop,
526 .context = NULL,
527};
7a396ff5 528SR_REGISTER_DEV_DRIVER(scpi_dmm_driver_info);