]> sigrok.org Git - libsigrok.git/blame - src/hardware/fx2lafw/protocol.h
fx2lafw: scan/firmware support for DSLogic.
[libsigrok.git] / src / hardware / fx2lafw / protocol.h
CommitLineData
f302a082 1/*
50985c20 2 * This file is part of the libsigrok project.
f302a082 3 *
13d8e03c 4 * Copyright (C) 2013 Bert Vermeulen <bert@biot.com>
f302a082
JH
5 * Copyright (C) 2012 Joel Holdsworth <joel@airwebreathe.org.uk>
6 *
7 * This program is free software: you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation, either version 3 of the License, or
10 * (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program. If not, see <http://www.gnu.org/licenses/>.
19 */
20
2f937611
UH
21#ifndef LIBSIGROK_HARDWARE_FX2LAFW_PROTOCOL_H
22#define LIBSIGROK_HARDWARE_FX2LAFW_PROTOCOL_H
f302a082 23
b99457f0 24#include <glib.h>
2f937611
UH
25#include <stdint.h>
26#include <stdlib.h>
27#include <string.h>
28#include <libusb.h>
29#include "libsigrok.h"
30#include "libsigrok-internal.h"
b99457f0 31
3544f848 32#define LOG_PREFIX "fx2lafw"
b99457f0 33
b1eeb67e
JH
34#define USB_INTERFACE 0
35#define USB_CONFIGURATION 1
6c6781b6 36#define NUM_TRIGGER_STAGES 4
8b35f474 37
f60fdf6e 38#define MAX_RENUM_DELAY_MS 3000
ecc16ed0 39#define NUM_SIMUL_TRANSFERS 32
610dbb70 40#define MAX_EMPTY_TRANSFERS (NUM_SIMUL_TRANSFERS * 2)
43125c69 41
0a8c0c32 42#define FX2LAFW_REQUIRED_VERSION_MAJOR 1
13bf7ecc 43
f4575b65
JH
44#define MAX_8BIT_SAMPLE_RATE SR_MHZ(24)
45#define MAX_16BIT_SAMPLE_RATE SR_MHZ(12)
46
37dc0b16
UH
47/* 6 delay states of up to 256 clock ticks */
48#define MAX_SAMPLE_DELAY (6 * 256)
13bf7ecc 49
d1ddc7a9
JH
50#define DEV_CAPS_16BIT_POS 0
51
52#define DEV_CAPS_16BIT (1 << DEV_CAPS_16BIT_POS)
53
a7d7f93c
BV
54#define DSLOGIC_FPGA_FIRMWARE FIRMWARE_DIR "/dreamsourcelab-dslogic-fpga.fw"
55
56/* Protocol commands */
57#define CMD_GET_FW_VERSION 0xb0
58#define CMD_START 0xb1
59#define CMD_GET_REVID_VERSION 0xb2
60
61#define CMD_START_FLAGS_WIDE_POS 5
62#define CMD_START_FLAGS_CLK_SRC_POS 6
63
64#define CMD_START_FLAGS_SAMPLE_8BIT (0 << CMD_START_FLAGS_WIDE_POS)
65#define CMD_START_FLAGS_SAMPLE_16BIT (1 << CMD_START_FLAGS_WIDE_POS)
66
67#define CMD_START_FLAGS_CLK_30MHZ (0 << CMD_START_FLAGS_CLK_SRC_POS)
68#define CMD_START_FLAGS_CLK_48MHZ (1 << CMD_START_FLAGS_CLK_SRC_POS)
69
70/* Modified protocol commands & flags used by DSLogic */
71#define CMD_DSLOGIC_GET_REVID_VERSION 0xb1
72#define CMD_DSLOGIC_START 0xb2
73#define CMD_DSLOGIC_CONFIG 0xb3
74#define CMD_DSLOGIC_SETTING 0xb4
75
76#define CMD_START_FLAGS_DSLOGIC_STOP_POS 7
77#define CMD_START_FLAGS_DSLOGIC_STOP (1 << CMD_START_FLAGS_DSLOGIC_STOP_POS)
78
187b3582
JH
79struct fx2lafw_profile {
80 uint16_t vid;
81 uint16_t pid;
82
6ccfadaf
JH
83 const char *vendor;
84 const char *model;
85 const char *model_version;
187b3582 86
f8b07fc6
JH
87 const char *firmware;
88
d1ddc7a9 89 uint32_t dev_caps;
e826239c
ML
90
91 const char *usb_manufacturer;
92 const char *usb_product;
187b3582
JH
93};
94
dc9dbe94 95struct dev_context {
4679d14d 96 const struct fx2lafw_profile *profile;
b1eeb67e
JH
97 /*
98 * Since we can't keep track of an fx2lafw device after upgrading
b99457f0 99 * the firmware (it renumerates into a different device address
b1eeb67e
JH
100 * after the upgrade) this is like a global lock. No device will open
101 * until a proper delay after the last device was upgraded.
102 */
e8bd58ff 103 int64_t fw_updated;
b1eeb67e 104
a7d7f93c
BV
105 /* Supported samplerates */
106 const uint64_t *samplerates;
107 int num_samplerates;
108
921634ec 109 /* Device/capture settings */
e3186647 110 uint64_t cur_samplerate;
7cb621d4 111 uint64_t limit_samples;
7bfcb25c 112 uint64_t capture_ratio;
7cb621d4 113
0a7da5f8 114 /* Operational settings */
b0ccd64d
BV
115 gboolean trigger_fired;
116 gboolean acq_aborted;
0a88ec3d 117 gboolean sample_wide;
335122f0 118 struct soft_trigger_logic *stl;
6c6781b6 119
b0ccd64d 120 unsigned int sent_samples;
cb61e9f7 121 int submitted_transfers;
2769eed9 122 int empty_transfer_count;
2e526f4a 123
3e9b7f9c 124 void *cb_data;
0caa1ef0
LPC
125 unsigned int num_transfers;
126 struct libusb_transfer **transfers;
6c60facc 127 struct sr_context *ctx;
a7d7f93c
BV
128
129 /* Is this a DSLogic? */
130 gboolean dslogic;
187b3582
JH
131};
132
a54edb1d 133SR_PRIV int fx2lafw_command_start_acquisition(const struct sr_dev_inst *sdi);
a7d7f93c
BV
134SR_PRIV gboolean match_manuf_prod(libusb_device *dev, const char *manufacturer,
135 const char *product);
2f937611 136SR_PRIV int fx2lafw_dev_open(struct sr_dev_inst *sdi, struct sr_dev_driver *di);
2f937611
UH
137SR_PRIV struct dev_context *fx2lafw_dev_new(void);
138SR_PRIV void fx2lafw_abort_acquisition(struct dev_context *devc);
139SR_PRIV void fx2lafw_receive_transfer(struct libusb_transfer *transfer);
140SR_PRIV size_t fx2lafw_get_buffer_size(struct dev_context *devc);
141SR_PRIV unsigned int fx2lafw_get_number_of_transfers(struct dev_context *devc);
142SR_PRIV unsigned int fx2lafw_get_timeout(struct dev_context *devc);
143
a7d7f93c
BV
144int dslogic_fpga_firmware_upload(struct libusb_device_handle *hdl,
145 const char *filename);
f302a082 146#endif