]> sigrok.org Git - libsigrok.git/blame - src/hardware/fx2lafw/protocol.h
fx2lafw: Add analog sampling handler
[libsigrok.git] / src / hardware / fx2lafw / protocol.h
CommitLineData
f302a082 1/*
50985c20 2 * This file is part of the libsigrok project.
f302a082 3 *
13d8e03c 4 * Copyright (C) 2013 Bert Vermeulen <bert@biot.com>
f302a082
JH
5 * Copyright (C) 2012 Joel Holdsworth <joel@airwebreathe.org.uk>
6 *
7 * This program is free software: you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation, either version 3 of the License, or
10 * (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program. If not, see <http://www.gnu.org/licenses/>.
19 */
20
2f937611
UH
21#ifndef LIBSIGROK_HARDWARE_FX2LAFW_PROTOCOL_H
22#define LIBSIGROK_HARDWARE_FX2LAFW_PROTOCOL_H
f302a082 23
b99457f0 24#include <glib.h>
2f937611
UH
25#include <stdint.h>
26#include <stdlib.h>
27#include <string.h>
28#include <libusb.h>
c1aae900 29#include <libsigrok/libsigrok.h>
2f937611 30#include "libsigrok-internal.h"
b99457f0 31
3544f848 32#define LOG_PREFIX "fx2lafw"
b99457f0 33
b1eeb67e
JH
34#define USB_INTERFACE 0
35#define USB_CONFIGURATION 1
6c6781b6 36#define NUM_TRIGGER_STAGES 4
8b35f474 37
f60fdf6e 38#define MAX_RENUM_DELAY_MS 3000
ecc16ed0 39#define NUM_SIMUL_TRANSFERS 32
610dbb70 40#define MAX_EMPTY_TRANSFERS (NUM_SIMUL_TRANSFERS * 2)
43125c69 41
0a8c0c32 42#define FX2LAFW_REQUIRED_VERSION_MAJOR 1
13bf7ecc 43
f4575b65
JH
44#define MAX_8BIT_SAMPLE_RATE SR_MHZ(24)
45#define MAX_16BIT_SAMPLE_RATE SR_MHZ(12)
46
37dc0b16
UH
47/* 6 delay states of up to 256 clock ticks */
48#define MAX_SAMPLE_DELAY (6 * 256)
13bf7ecc 49
d1ddc7a9 50#define DEV_CAPS_16BIT_POS 0
232a975f 51#define DEV_CAPS_AX_ANALOG_POS 1
d1ddc7a9
JH
52
53#define DEV_CAPS_16BIT (1 << DEV_CAPS_16BIT_POS)
232a975f 54#define DEV_CAPS_AX_ANALOG (1 << DEV_CAPS_AX_ANALOG_POS)
d1ddc7a9 55
8e2d6c9d
DE
56#define DSLOGIC_FPGA_FIRMWARE "dreamsourcelab-dslogic-fpga.fw"
57#define DSCOPE_FPGA_FIRMWARE "dreamsourcelab-dscope-fpga.fw"
58#define DSLOGIC_PRO_FPGA_FIRMWARE "dreamsourcelab-dslogic-pro-fpga.fw"
a7d7f93c
BV
59
60/* Protocol commands */
61#define CMD_GET_FW_VERSION 0xb0
62#define CMD_START 0xb1
63#define CMD_GET_REVID_VERSION 0xb2
64
ce35b282 65#define CMD_START_FLAGS_CLK_CTL2_POS 4
a7d7f93c
BV
66#define CMD_START_FLAGS_WIDE_POS 5
67#define CMD_START_FLAGS_CLK_SRC_POS 6
68
ce35b282 69#define CMD_START_FLAGS_CLK_CTL2 (1 << CMD_START_FLAGS_CLK_CTL2)
a7d7f93c
BV
70#define CMD_START_FLAGS_SAMPLE_8BIT (0 << CMD_START_FLAGS_WIDE_POS)
71#define CMD_START_FLAGS_SAMPLE_16BIT (1 << CMD_START_FLAGS_WIDE_POS)
72
73#define CMD_START_FLAGS_CLK_30MHZ (0 << CMD_START_FLAGS_CLK_SRC_POS)
74#define CMD_START_FLAGS_CLK_48MHZ (1 << CMD_START_FLAGS_CLK_SRC_POS)
75
187b3582
JH
76struct fx2lafw_profile {
77 uint16_t vid;
78 uint16_t pid;
79
6ccfadaf
JH
80 const char *vendor;
81 const char *model;
82 const char *model_version;
187b3582 83
f8b07fc6
JH
84 const char *firmware;
85
d1ddc7a9 86 uint32_t dev_caps;
e826239c
ML
87
88 const char *usb_manufacturer;
89 const char *usb_product;
187b3582
JH
90};
91
dc9dbe94 92struct dev_context {
4679d14d 93 const struct fx2lafw_profile *profile;
b1eeb67e
JH
94 /*
95 * Since we can't keep track of an fx2lafw device after upgrading
b99457f0 96 * the firmware (it renumerates into a different device address
b1eeb67e
JH
97 * after the upgrade) this is like a global lock. No device will open
98 * until a proper delay after the last device was upgraded.
99 */
e8bd58ff 100 int64_t fw_updated;
b1eeb67e 101
a7d7f93c
BV
102 /* Supported samplerates */
103 const uint64_t *samplerates;
104 int num_samplerates;
105
921634ec 106 /* Device/capture settings */
e3186647 107 uint64_t cur_samplerate;
7cb621d4 108 uint64_t limit_samples;
7bfcb25c 109 uint64_t capture_ratio;
7cb621d4 110
0a7da5f8 111 /* Operational settings */
b0ccd64d
BV
112 gboolean trigger_fired;
113 gboolean acq_aborted;
0a88ec3d 114 gboolean sample_wide;
335122f0 115 struct soft_trigger_logic *stl;
6c6781b6 116
b0ccd64d 117 unsigned int sent_samples;
cb61e9f7 118 int submitted_transfers;
2769eed9 119 int empty_transfer_count;
2e526f4a 120
3e9b7f9c 121 void *cb_data;
0caa1ef0
LPC
122 unsigned int num_transfers;
123 struct libusb_transfer **transfers;
6c60facc 124 struct sr_context *ctx;
7e5ccff2 125 void (*send_data_proc)(struct dev_context *devc,
7b5d1c64 126 uint8_t *data, size_t length, size_t sample_width);
7e5ccff2
JH
127 uint8_t *logic_buffer;
128 float *analog_buffer;
a7d7f93c
BV
129
130 /* Is this a DSLogic? */
131 gboolean dslogic;
b9d53092
BV
132 uint16_t dslogic_mode;
133 int dslogic_external_clock;
3db03efa 134 gboolean trigger_en;
187b3582
JH
135};
136
a54edb1d 137SR_PRIV int fx2lafw_command_start_acquisition(const struct sr_dev_inst *sdi);
a7d7f93c
BV
138SR_PRIV gboolean match_manuf_prod(libusb_device *dev, const char *manufacturer,
139 const char *product);
2f937611 140SR_PRIV int fx2lafw_dev_open(struct sr_dev_inst *sdi, struct sr_dev_driver *di);
2f937611
UH
141SR_PRIV struct dev_context *fx2lafw_dev_new(void);
142SR_PRIV void fx2lafw_abort_acquisition(struct dev_context *devc);
55462b8b 143SR_PRIV void LIBUSB_CALL fx2lafw_receive_transfer(struct libusb_transfer *transfer);
2f937611
UH
144SR_PRIV size_t fx2lafw_get_buffer_size(struct dev_context *devc);
145SR_PRIV unsigned int fx2lafw_get_number_of_transfers(struct dev_context *devc);
146SR_PRIV unsigned int fx2lafw_get_timeout(struct dev_context *devc);
7e5ccff2
JH
147SR_PRIV void la_send_data_proc(struct dev_context *devc, uint8_t *data, size_t length,
148 size_t sample_width);
149SR_PRIV void mso_send_data_proc(struct dev_context *devc, uint8_t *data, size_t length,
7b5d1c64 150 size_t sample_width);
6fcf3f0a 151
f302a082 152#endif