]> sigrok.org Git - libsigrok.git/blame - hardware/hantek-dso/dso.h
hantek-dso: enable SR_HWCAP_COUPLING
[libsigrok.git] / hardware / hantek-dso / dso.h
CommitLineData
3b533202
BV
1/*
2 * This file is part of the sigrok project.
3 *
4 * Copyright (C) 2012 Bert Vermeulen <bert@biot.com>
5 * With protocol information from the hantekdso project,
6 * Copyright (C) 2008 Oleg Khudyakov <prcoder@gmail.com>
7 *
8 * This program is free software: you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation, either version 3 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program. If not, see <http://www.gnu.org/licenses/>.
20 */
21
22#ifndef LIBSIGROK_HARDWARE_HANTEK_DSO_H
23#define LIBSIGROK_HARDWARE_HANTEK_DSO_H
24
25#define USB_INTERFACE 0
26#define USB_CONFIGURATION 1
27#define DSO_EP_IN 0x86
28#define DSO_EP_OUT 0x02
29
30/* FX2 renumeration delay in ms */
31#define MAX_RENUM_DELAY 3000
32
33#define MAX_CAPTURE_EMPTY 3
34
313deed2 35#define DEFAULT_VOLTAGE VDIV_500MV
3b533202 36#define DEFAULT_FRAMESIZE FRAMESIZE_SMALL
a370ef19
BV
37#define DEFAULT_TIMEBASE TIME_100us
38#define DEFAULT_TRIGGER_SOURCE "CH1"
3b533202 39#define DEFAULT_COUPLING COUPLING_AC
bc79e906 40#define DEFAULT_HORIZ_TRIGGERPOS 0.5
3b533202
BV
41#define DEFAULT_VERT_OFFSET 0.5
42#define DEFAULT_VERT_TRIGGERPOS 0.0
43
44#define MAX_VERT_TRIGGER 0xfe
45
46/* Hantek DSO-specific protocol values */
47#define EEPROM_CHANNEL_OFFSETS 0x08
48
49#define FRAMESIZE_SMALL 10240
50#define FRAMESIZE_LARGE 32768
51
52
53enum control_requests {
54 CTRL_READ_EEPROM = 0xa2,
55 CTRL_GETSPEED = 0xb2,
56 CTRL_BEGINCOMMAND = 0xb3,
57 CTRL_SETOFFSET = 0xb4,
58 CTRL_SETRELAYS = 0xb5
59};
60
61enum dso_commands {
62 CMD_SET_FILTERS = 0,
63 CMD_SET_TRIGGER_SAMPLERATE,
64 CMD_FORCE_TRIGGER,
65 CMD_CAPTURE_START,
66 CMD_ENABLE_TRIGGER,
67 CMD_GET_CHANNELDATA,
68 CMD_GET_CAPTURESTATE,
69 CMD_SET_VOLTAGE,
313deed2 70 /* unused */
3b533202
BV
71 cmdSetLogicalData,
72 cmdGetLogicalData
73};
74
b58fbd99 75/* Must match the coupling table. */
3b533202
BV
76enum couplings {
77 COUPLING_AC = 0,
78 COUPLING_DC,
b58fbd99 79 COUPLING_GND
3b533202
BV
80};
81
b58fbd99 82/* Must match the timebases table. */
3b533202
BV
83enum time_bases {
84 TIME_10us = 0,
85 TIME_20us,
86 TIME_40us,
87 TIME_100us,
88 TIME_200us,
89 TIME_400us,
90 TIME_1ms,
91 TIME_2ms,
92 TIME_4ms,
93 TIME_10ms,
94 TIME_20ms,
95 TIME_40ms,
96 TIME_100ms,
97 TIME_200ms,
98 TIME_400ms
99};
100
b58fbd99 101/* Must match the vdivs table. */
313deed2
BV
102enum {
103 VDIV_10MV,
104 VDIV_20MV,
105 VDIV_50MV,
106 VDIV_100MV,
107 VDIV_200MV,
108 VDIV_500MV,
109 VDIV_1V,
110 VDIV_2V,
111 VDIV_5V,
112};
113
3b533202
BV
114enum trigger_slopes {
115 SLOPE_POSITIVE = 0,
116 SLOPE_NEGATIVE
117};
118
119enum trigger_sources {
120 TRIGGER_CH2 = 0,
121 TRIGGER_CH1,
3b533202 122 TRIGGER_EXT,
3b533202
BV
123};
124
3b533202
BV
125enum capturestates {
126 CAPTURE_EMPTY = 0,
127 CAPTURE_FILLING = 1,
128 CAPTURE_READY_8BIT = 2,
129 CAPTURE_READY_9BIT = 7,
130 CAPTURE_TIMEOUT = 127,
131 CAPTURE_UNKNOWN = 255
132};
133
134enum triggermodes {
135 TRIGGERMODE_AUTO,
136 TRIGGERMODE_NORMAL,
137 TRIGGERMODE_SINGLE
138};
139
140enum states {
141 IDLE,
142 NEW_CAPTURE,
143 CAPTURE,
144 FETCH_DATA
145};
146
147struct dso_profile {
148 /* VID/PID after cold boot */
149 uint16_t orig_vid;
150 uint16_t orig_pid;
151 /* VID/PID after firmware upload */
152 uint16_t fw_vid;
153 uint16_t fw_pid;
154 char *vendor;
155 char *model;
156 char *model_version;
157 int num_probes;
158 char *firmware;
159};
160
161struct context {
162 struct dso_profile *profile;
163 struct sr_usb_dev_inst *usb;
164 void *cb_data;
ae88b97b
BV
165 uint64_t limit_frames;
166 uint64_t num_frames;
3b533202
BV
167 /* We can't keep track of an FX2-based device after upgrading
168 * the firmware (it re-enumerates into a different device address
169 * after the upgrade) this is like a global lock. No device will open
170 * until a proper delay after the last device was upgraded.
171 */
172 GTimeVal fw_updated;
173 int epin_maxpacketsize;
174 int capture_empty_count;
175 int current_transfer;
176 int dev_state;
177
178 int timebase;
179 gboolean ch1_enabled;
180 gboolean ch2_enabled;
181 int voltage_ch1;
182 int voltage_ch2;
183 int coupling_ch1;
184 int coupling_ch2;
185 // voltage offset (vertical position)
186 float voffset_ch1;
187 float voffset_ch2;
188 float voffset_trigger;
189 uint16_t channel_levels[2][9][2];
3b533202
BV
190 int framesize;
191 gboolean filter_ch1;
192 gboolean filter_ch2;
193 gboolean filter_trigger;
194 int triggerslope;
a370ef19 195 char *triggersource;
bc79e906 196 float triggerposition;
3b533202
BV
197 int triggermode;
198};
199
200SR_PRIV int dso_open(int dev_index);
201SR_PRIV void dso_close(struct sr_dev_inst *sdi);
202SR_PRIV int dso_enable_trigger(struct context *ctx);
203SR_PRIV int dso_force_trigger(struct context *ctx);
204SR_PRIV int dso_init(struct context *ctx);
205SR_PRIV uint8_t dso_get_capturestate(struct context *ctx);
206SR_PRIV uint8_t dso_capture_start(struct context *ctx);
207SR_PRIV int dso_get_channeldata(struct context *ctx, libusb_transfer_cb_fn cb);
208
209#endif