## This file is part of the libsigrokdecode project.
##
## Copyright (C) 2011 Gareth McMullin <gareth@blacksphere.co.nz>
-## Copyright (C) 2012-2013 Uwe Hermann <uwe@hermann-uwe.de>
+## Copyright (C) 2012-2020 Uwe Hermann <uwe@hermann-uwe.de>
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
##
import sigrokdecode as srd
+from common.srdhelper import SrdIntEnum
'''
OUTPUT_PYTHON format:
'SE1': [3, ['SE1', '1']],
}
+St = SrdIntEnum.from_str('St', 'IDLE GET_BIT GET_EOP WAIT_IDLE')
+
class SamplerateError(Exception):
pass
id = 'usb_signalling'
name = 'USB signalling'
longname = 'Universal Serial Bus (LS/FS) signalling'
- desc = 'USB (low-speed and full-speed) signalling protocol.'
+ desc = 'USB (low-speed/full-speed) signalling protocol.'
license = 'gplv2+'
inputs = ['logic']
outputs = ['usb_signalling']
+ tags = ['PC']
channels = (
{'id': 'dp', 'name': 'D+', 'desc': 'USB D+ signal'},
{'id': 'dm', 'name': 'D-', 'desc': 'USB D- signal'},
)
def __init__(self):
+ self.reset()
+
+ def reset(self):
self.samplerate = None
self.oldsym = 'J' # The "idle" state is J.
self.ss_block = None
- self.samplenum = 0
self.bitrate = None
self.bitwidth = None
self.samplepos = None
self.edgepins = None
self.consecutive_ones = 0
self.bits = None
- self.state = 'IDLE'
+ self.state = St.IDLE
def start(self):
self.out_python = self.register(srd.OUTPUT_PYTHON)
self.put(s, e, self.out_ann, data)
def set_new_target_samplenum(self):
- self.samplepos += self.bitwidth;
+ self.samplepos += self.bitwidth
self.samplenum_target = int(self.samplepos)
self.samplenum_lastedge = self.samplenum_edge
self.samplenum_edge = int(self.samplepos - (self.bitwidth / 2))
self.set_new_target_samplenum()
self.putpx(['SOP', None])
self.putx([4, ['SOP', 'S']])
- self.state = 'GET BIT'
+ self.state = St.GET_BIT
def handle_bit(self, b):
if self.consecutive_ones == 6:
else:
self.putpb(['ERR', None])
self.putb([8, ['Bit stuff error', 'BS ERR', 'B']])
- self.state = 'IDLE'
+ self.state = St.IDLE
else:
# Normal bit (not a stuff bit).
self.putpb(['BIT', b])
# Got an EOP.
self.putpm(['EOP', None])
self.putm([5, ['EOP', 'E']])
- self.state = 'WAIT IDLE'
+ self.state = St.WAIT_IDLE
else:
self.putpm(['ERR', None])
self.putm([8, ['EOP Error', 'EErr', 'E']])
- self.state = 'IDLE'
+ self.state = St.IDLE
def get_bit(self, sym):
self.set_new_target_samplenum()
self.oldsym = sym
if sym == 'SE0':
# Start of an EOP. Change state, save edge
- self.state = 'GET EOP'
+ self.state = St.GET_EOP
self.ss_block = self.samplenum_lastedge
else:
self.handle_bit(b)
if len(self.bits) == 16 and self.bits == '0000000100111100':
# Sync and low-speed PREamble seen
self.putpx(['EOP', None])
- self.state = 'IDLE'
+ self.state = St.IDLE
self.signalling = 'low-speed-rp'
self.update_bitrate()
self.oldsym = 'J'
self.signalling = 'low-speed'
self.update_bitrate()
self.oldsym = 'J'
- self.state = 'IDLE'
+ self.state = St.IDLE
def decode(self):
if not self.samplerate:
raise SamplerateError('Cannot decode without samplerate.')
# Seed internal state from the very first sample.
- pins = self.wait({'skip': 1})
+ pins = self.wait()
sym = symbols[self.options['signalling']][pins]
self.handle_idle(sym)
while True:
# State machine.
- if self.state == 'IDLE':
+ if self.state == St.IDLE:
# Wait for any edge on either DP and/or DM.
pins = self.wait([{0: 'e'}, {1: 'e'}])
sym = symbols[self.signalling][pins]
if sym == 'SE0':
self.samplenum_lastedge = self.samplenum
- self.state = 'WAIT IDLE'
+ self.state = St.WAIT_IDLE
else:
self.wait_for_sop(sym)
self.edgepins = pins
- elif self.state in ('GET BIT', 'GET EOP'):
+ elif self.state in (St.GET_BIT, St.GET_EOP):
# Wait until we're in the middle of the desired bit.
self.edgepins = self.wait([{'skip': self.samplenum_edge - self.samplenum}])
pins = self.wait([{'skip': self.samplenum_target - self.samplenum}])
sym = symbols[self.signalling][pins]
- if self.state == 'GET BIT':
+ if self.state == St.GET_BIT:
self.get_bit(sym)
- elif self.state == 'GET EOP':
+ elif self.state == St.GET_EOP:
self.get_eop(sym)
- elif self.state == 'WAIT IDLE':
+ elif self.state == St.WAIT_IDLE:
# Skip "all-low" input. Wait for high level on either DP or DM.
- pins = self.wait({'skip': 1})
+ pins = self.wait()
while not pins[0] and not pins[1]:
pins = self.wait([{0: 'h'}, {1: 'h'}])
if self.samplenum - self.samplenum_lastedge > 1: