Difference between revisions of "Saanlima Pipistrello OLS"
(Adding comments about FIFO/UART mode and links to required gateware.) |
|||
| Line 17: | Line 17: | ||
The '''Saanlima Pipistrello''' is an FPGA development board with many on-board peripherals and pin headers compatible with the [http://www.gadgetfactory.net/papilio/ Papilio] series of boards. It has USB connectivity to a host PC, and, by adding the [http://saanlima.com/store/index.php?route=product/product&product_id=55 Saanlima buffer wing], can be used as a replacement for the [[Openbench Logic Sniffer]] (OLS). | The '''Saanlima Pipistrello''' is an FPGA development board with many on-board peripherals and pin headers compatible with the [http://www.gadgetfactory.net/papilio/ Papilio] series of boards. It has USB connectivity to a host PC, and, by adding the [http://saanlima.com/store/index.php?route=product/product&product_id=55 Saanlima buffer wing], can be used as a replacement for the [[Openbench Logic Sniffer]] (OLS). | ||
The FPGA firmware for the OLS has been ported for the Pipistrello, and can thus use the full 64MiB memory to store samples. It also has triggers on rising/falling edges as an extra feature. | The FPGA firmware for the OLS has been ported for the Pipistrello, and can thus use the full 64MiB memory to store samples. It also has triggers on rising/falling edges as an extra feature. | ||
All design source for the Pipistrello, including schematics and Eagle board files, are available under the [https://creativecommons.org/licenses/by-sa/4.0/ CC-BY-SA 4.0] license. | All design source for the Pipistrello, including schematics and Eagle board files, are available under the [https://creativecommons.org/licenses/by-sa/4.0/ CC-BY-SA 4.0] license. | ||
| Line 36: | Line 36: | ||
== Protocol == | == Protocol == | ||
The protocol used is the same as the [[Openbench Logic Sniffer#Protocol|OLS protocol]], with the addition of commands for edge triggers. See the source code for details. | The protocol used is the same as the [[Openbench Logic Sniffer#Protocol|OLS protocol]], with the addition of commands for edge triggers. See the source code for details. | ||
The Pipistrello needs to be manually flashed with a FPGA bitstream to work with Sigrok. These bitstreams can be downloaded from [http://pipistrello.saanlima.com/index.php?title=Pipistrello_as_Logic_Analyzer the Pipistrello wiki] and the source code is avaliable ([https://sigrok.org/bugzilla/show_bug.cgi?id=1021 See bug #1021 about possible automation for for this]). | |||
'''Important''': [http://forum.gadgetfactory.net/index.php?/topic/1864-fpga-as-usb-pia/&do=findComment&comment=18847 The Pipistrello OLS driver only supports using the FIFO mode bitstream and the FTDI chip has been switch to FIFO mode]. If using the UART mode bitstream, use the [[Openbench Logic Sniffer]] driver '''instead''' ([https://sigrok.org/bugzilla/show_bug.cgi?id=1020 See bug #1020 about automated detection for this]). | |||
== Photos == | == Photos == | ||
Revision as of 07:39, 10 September 2017
 | |
| Status | supported |
|---|---|
| Source code | pipistrello-ols |
| Channels | 32 |
| Samplerate | 0-100MHz |
| Samplerate (state) | — |
| Triggers | value, rising/falling edge |
| Min/max voltage | 0V — 5V |
| Memory | 64MiB |
| Compression | yes |
| Website | pipistrello.saanlima.com |
The Saanlima Pipistrello is an FPGA development board with many on-board peripherals and pin headers compatible with the Papilio series of boards. It has USB connectivity to a host PC, and, by adding the Saanlima buffer wing, can be used as a replacement for the Openbench Logic Sniffer (OLS).
The FPGA firmware for the OLS has been ported for the Pipistrello, and can thus use the full 64MiB memory to store samples. It also has triggers on rising/falling edges as an extra feature.
All design source for the Pipistrello, including schematics and Eagle board files, are available under the CC-BY-SA 4.0 license.
See Saanlima Pipistrello OLS/Info for more details (such as lsusb -vvv output) about the device.
Hardware
Pipistrello 2.0 board
- Xilinx Spartan-6 LX45 FPGA
- Micron N25Q128A13ESE40G 16MiB Flash
- Micron MT46H32M16LFBF-5 64MiB DRAM
- FTDI FT2232H USB interface
Buffer wing
- 2 x NXP 74LVC16245A 16-bit 5V-tolerant transceivers
Protocol
The protocol used is the same as the OLS protocol, with the addition of commands for edge triggers. See the source code for details.
The Pipistrello needs to be manually flashed with a FPGA bitstream to work with Sigrok. These bitstreams can be downloaded from the Pipistrello wiki and the source code is avaliable (See bug #1021 about possible automation for for this).
Important: The Pipistrello OLS driver only supports using the FIFO mode bitstream and the FTDI chip has been switch to FIFO mode. If using the UART mode bitstream, use the Openbench Logic Sniffer driver instead (See bug #1020 about automated detection for this).
Photos
Pipistrello board
Buffer wing
