]> sigrok.org Git - libsigrokdecode.git/blame - decoders/sle44xx/pd.py
sle44xx: minor developer comment and style nits
[libsigrokdecode.git] / decoders / sle44xx / pd.py
CommitLineData
7e87b2f7
FC
1##
2## This file is part of the libsigrokdecode project.
3##
4## Copyright (C) 2019 Federico Cerutti <federico@ceres-c.it>
5##
6## This program is free software; you can redistribute it and/or modify
7## it under the terms of the GNU General Public License as published by
8## the Free Software Foundation; either version 2 of the License, or
9## (at your option) any later version.
10##
11## This program is distributed in the hope that it will be useful,
12## but WITHOUT ANY WARRANTY; without even the implied warranty of
13## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14## GNU General Public License for more details.
15##
16## You should have received a copy of the GNU General Public License
17## along with this program; if not, see <http://www.gnu.org/licenses/>.
18##
19
80c76d20 20from common.srdhelper import bitpack_lsb
7e87b2f7
FC
21import sigrokdecode as srd
22
5c47b179
GS
23class Pin:
24 RST, CLK, IO, = range(3)
25
52f08e6d
GS
26class Ann:
27 BIT, ATR, CMD, DATA, RESET, = range(5)
28
29class Bin:
30 SEND_DATA, = range(1)
31
c328c181 32# CMD: [annotation class index, annotation texts for zoom levels]
7e87b2f7 33proto = {
c328c181
GS
34 'BIT': [Ann.BIT, '{bit}',],
35 'ATR': [Ann.ATR, 'Answer To Reset: {data:02x}', 'ATR: {data:02x}', '{data:02x}',],
36 'CMD': [Ann.CMD, 'Command: {data:02x}', 'Cmd: {data:02x}', '{data:02x}',],
37 'DATA': [Ann.DATA, 'Data: {data:02x}', '{data:02x}',],
38 'RESET': [Ann.RESET, 'Reset', 'R',],
7e87b2f7
FC
39}
40
c328c181
GS
41def lookup_proto_ann_txt(cmd, variables):
42 ann = proto.get(cmd, None)
43 if ann is None:
44 return None, []
45 cls, texts = ann[0], ann[1:]
46 texts = [t.format(**variables) for t in texts]
47 return cls, texts
48
7e87b2f7
FC
49class Decoder(srd.Decoder):
50 api_version = 3
51 id = 'sle44xx'
52 name = 'SLE 44xx'
b46b88f3 53 longname = 'SLE44xx memory card'
7e87b2f7
FC
54 desc = 'SLE 4418/28/32/42 memory card serial protocol'
55 license = 'gplv2+'
56 inputs = ['logic']
0411c41c 57 outputs = []
ead00318 58 tags = ['Memory']
7e87b2f7
FC
59 channels = (
60 {'id': 'rst', 'name': 'RST', 'desc': 'Reset line'},
61 {'id': 'clk', 'name': 'CLK', 'desc': 'Clock line'},
62 {'id': 'io', 'name': 'I/O', 'desc': 'I/O data line'},
63 )
64 annotations = (
52f08e6d 65 ('bit', 'Bit'),
7e87b2f7
FC
66 ('atr', 'ATR'),
67 ('cmd', 'Command'),
68 ('data', 'Data exchange'),
52f08e6d 69 ('reset', 'Reset'),
7e87b2f7
FC
70 )
71 annotation_rows = (
52f08e6d
GS
72 ('bits', 'Bits', (Ann.BIT,)),
73 ('fields', 'Fields', (Ann.ATR, Ann.CMD, Ann.DATA)),
74 ('interrupts', 'Interrupts', (Ann.RESET,)),
7e87b2f7
FC
75 )
76 binary = (
77 ('send-data', 'Send data'),
78 )
79
80 def __init__(self):
81 self.reset()
82
83 def reset(self):
84 self.ss = self.es = self.ss_byte = -1
7e87b2f7 85 self.bits = []
d25293e6 86 self.cmd = None
7e87b2f7
FC
87
88 def metadata(self, key, value):
89 if key == srd.SRD_CONF_SAMPLERATE:
90 self.samplerate = value
91
92 def start(self):
7e87b2f7
FC
93 self.out_ann = self.register(srd.OUTPUT_ANN)
94 self.out_binary = self.register(srd.OUTPUT_BINARY)
95
96 def putx(self, data):
97 self.put(self.ss, self.es, self.out_ann, data)
98
7e87b2f7
FC
99 def putb(self, data):
100 self.put(self.ss, self.es, self.out_binary, data)
101
102 def handle_reset(self, pins):
103 self.ss, self.es = self.samplenum, self.samplenum
c328c181
GS
104 self.cmd = 'RESET'
105 cls, texts = lookup_proto_ann_txt(self.cmd, {})
106 self.putx([cls, texts])
7e87b2f7 107 self.bits = []
e4f70391
GS
108 # Next data bytes will be Answer To Reset.
109 self.cmd = 'ATR'
7e87b2f7
FC
110
111 def handle_command(self, pins):
112 rst, clk, io = pins
113 self.ss, self.es = self.samplenum, self.samplenum
e4f70391 114 # XXX Is the comment inverted?
7e87b2f7
FC
115 # If I/O is rising -> command START
116 # if I/O is falling -> command STOP and response data incoming
e4f70391 117 self.cmd = 'CMD' if io == 0 else 'DATA'
7e87b2f7
FC
118 self.bits = []
119
120 # Gather 8 bits of data
121 def handle_data(self, pins):
122 rst, clk, io = pins
123
80c76d20
GS
124 # Remember the start of the first data/address bit. Collect
125 # bits in LSB first order. "Estimate" the bit's width at first,
126 # update end times as better data becomes available.
127 # TODO This estimation logic is imprecise and fragile. A single
128 # slightly stretched clock period throws off the following bit
129 # annotation. Better look for more reliable conditions. Available
130 # documentation suggests bit values are valid during high CLK.
131 if not self.bits:
7e87b2f7 132 self.ss_byte = self.samplenum
80c76d20
GS
133 bit_val = io
134 bit_ss = self.samplenum
135 bit_es = bit_ss # self.bitwidth is not known yet.
136 if self.bits:
137 self.bits[-1][2] = bit_ss
138 self.bits.append([bit_val, bit_ss, bit_es])
139 if len(self.bits) < 8:
7e87b2f7 140 return
80c76d20
GS
141 bitwidth = self.bits[-1][1] - self.bits[-2][1]
142 self.bits[-1][2] += bitwidth
7e87b2f7 143
80c76d20
GS
144 # Get the data byte value, and byte's ss/es.
145 databyte = bitpack_lsb(self.bits, 0)
146 self.ss_byte = self.bits[0][1]
147 self.es_byte = self.bits[-1][2]
7e87b2f7 148
80c76d20
GS
149 self.ss, self.es = self.ss_byte, self.es_byte
150 self.putb([Bin.SEND_DATA, bytes([databyte])])
7e87b2f7 151
80c76d20 152 # TODO Present bit values earlier. As soon as their es is known.
c328c181
GS
153 for bit_val, bit_ss, bit_es in self.bits:
154 cls, texts = lookup_proto_ann_txt('BIT', {'bit': bit_val})
155 self.put(bit_ss, bit_es, self.out_ann, [cls, texts])
7e87b2f7 156
80c76d20 157 cls, texts = lookup_proto_ann_txt(self.cmd, {'data': databyte})
d25293e6
GS
158 if cls:
159 self.putx([cls, texts])
7e87b2f7
FC
160
161 # Done with this packet.
7e87b2f7
FC
162 self.bits = []
163
164 def decode(self):
165 while True:
5c47b179
GS
166 # Signal conditions tracked by the protocol decoder:
167 # - RESET condition (R): RST = rising
168 # - Incoming data (D): RST = low, CLK = rising.
80c76d20 169 # TODO Add "RST low, CLK fall" for "end of DATA" here?
5c47b179
GS
170 # - Command mode START: CLK = high, I/O = falling.
171 # - Command mode STOP: CLK = high, I/O = rising.
172 (COND_RESET, COND_DATA, COND_CMD_START, COND_CMD_STOP,) = range(4)
173 conditions = [
174 {Pin.RST: 'r'},
175 {Pin.RST: 'l', Pin.CLK: 'r'},
176 {Pin.CLK: 'h', Pin.IO: 'f'},
177 {Pin.CLK: 'h', Pin.IO: 'r'},
178 ]
179 pins = self.wait(conditions)
180 if self.matched[COND_RESET]:
7e87b2f7 181 self.handle_reset(pins)
5c47b179 182 elif self.matched[COND_DATA]:
7e87b2f7 183 self.handle_data(pins)
5c47b179 184 elif self.matched[COND_CMD_START]:
7e87b2f7 185 self.handle_command(pins)
5c47b179 186 elif self.matched[COND_CMD_STOP]:
ead00318 187 self.handle_command(pins)