]>
Commit | Line | Data |
---|---|---|
1b1c914f | 1 | ## |
50bd5d25 | 2 | ## This file is part of the libsigrokdecode project. |
1b1c914f | 3 | ## |
9389f2c1 | 4 | ## Copyright (C) 2011-2014 Uwe Hermann <uwe@hermann-uwe.de> |
1b1c914f UH |
5 | ## |
6 | ## This program is free software; you can redistribute it and/or modify | |
7 | ## it under the terms of the GNU General Public License as published by | |
8 | ## the Free Software Foundation; either version 2 of the License, or | |
9 | ## (at your option) any later version. | |
10 | ## | |
11 | ## This program is distributed in the hope that it will be useful, | |
12 | ## but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | ## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | ## GNU General Public License for more details. | |
15 | ## | |
16 | ## You should have received a copy of the GNU General Public License | |
17 | ## along with this program; if not, write to the Free Software | |
18 | ## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA | |
19 | ## | |
20 | ||
677d597b | 21 | import sigrokdecode as srd |
1b1c914f | 22 | |
4772a846 | 23 | # Dict which maps command IDs to their names and descriptions. |
1b1c914f | 24 | cmds = { |
4772a846 UH |
25 | 0x06: ('WREN', 'Write enable'), |
26 | 0x04: ('WRDI', 'Write disable'), | |
27 | 0x9f: ('RDID', 'Read identification'), | |
28 | 0x05: ('RDSR', 'Read status register'), | |
29 | 0x01: ('WRSR', 'Write status register'), | |
30 | 0x03: ('READ', 'Read data'), | |
781ef945 | 31 | 0x0b: ('FAST/READ', 'Fast read data'), |
4772a846 UH |
32 | 0xbb: ('2READ', '2x I/O read'), |
33 | 0x20: ('SE', 'Sector erase'), | |
34 | 0xd8: ('BE', 'Block erase'), | |
35 | 0x60: ('CE', 'Chip erase'), | |
36 | 0xc7: ('CE2', 'Chip erase'), # Alternative command ID | |
37 | 0x02: ('PP', 'Page program'), | |
38 | 0xad: ('CP', 'Continuously program mode'), | |
39 | 0xb9: ('DP', 'Deep power down'), | |
781ef945 | 40 | 0xab: ('RDP/RES', 'Release from deep powerdown / Read electronic ID'), |
4772a846 UH |
41 | 0x90: ('REMS', 'Read electronic manufacturer & device ID'), |
42 | 0xef: ('REMS2', 'Read ID for 2x I/O mode'), | |
43 | 0xb1: ('ENSO', 'Enter secured OTP'), | |
44 | 0xc1: ('EXSO', 'Exit secured OTP'), | |
45 | 0x2b: ('RDSCUR', 'Read security register'), | |
46 | 0x2f: ('WRSCUR', 'Write security register'), | |
47 | 0x70: ('ESRY', 'Enable SO to output RY/BY#'), | |
48 | 0x80: ('DSRY', 'Disable SO to output RY/BY#'), | |
1b1c914f UH |
49 | } |
50 | ||
51 | device_name = { | |
52 | 0x14: 'MX25L1605D', | |
53 | 0x15: 'MX25L3205D', | |
54 | 0x16: 'MX25L6405D', | |
55 | } | |
56 | ||
9389f2c1 | 57 | def cmd_annotation_classes(): |
da9bcbd9 | 58 | return tuple([tuple([cmd[0].lower(), cmd[1]]) for cmd in cmds.values()]) |
9389f2c1 | 59 | |
7cfbf663 UH |
60 | def decode_status_reg(data): |
61 | # TODO: Additional per-bit(s) self.put() calls with correct start/end. | |
62 | ||
63 | # Bits[0:0]: WIP (write in progress) | |
64 | s = 'W' if (data & (1 << 0)) else 'No w' | |
65 | ret = '%srite operation in progress.\n' % s | |
66 | ||
67 | # Bits[1:1]: WEL (write enable latch) | |
68 | s = '' if (data & (1 << 1)) else 'not ' | |
69 | ret += 'Internal write enable latch is %sset.\n' % s | |
70 | ||
71 | # Bits[5:2]: Block protect bits | |
72 | # TODO: More detailed decoding (chip-dependent). | |
73 | ret += 'Block protection bits (BP3-BP0): 0x%x.\n' % ((data & 0x3c) >> 2) | |
74 | ||
75 | # Bits[6:6]: Continuously program mode (CP mode) | |
76 | s = '' if (data & (1 << 6)) else 'not ' | |
77 | ret += 'Device is %sin continuously program mode (CP mode).\n' % s | |
78 | ||
79 | # Bits[7:7]: SRWD (status register write disable) | |
cd287c56 | 80 | s = 'not ' if (data & (1 << 7)) else '' |
7cfbf663 UH |
81 | ret += 'Status register writes are %sallowed.\n' % s |
82 | ||
83 | return ret | |
84 | ||
677d597b | 85 | class Decoder(srd.Decoder): |
12851357 | 86 | api_version = 2 |
1b1c914f | 87 | id = 'mx25lxx05d' |
9a12a6e7 | 88 | name = 'MX25Lxx05D' |
3d3da57d | 89 | longname = 'Macronix MX25Lxx05D' |
a465436e | 90 | desc = 'SPI (NOR) flash chip protocol.' |
1b1c914f | 91 | license = 'gplv2+' |
4e4f8527 | 92 | inputs = ['logic'] |
1b1c914f | 93 | outputs = ['mx25lxx05d'] |
da9bcbd9 BV |
94 | annotations = cmd_annotation_classes() + ( |
95 | ('bits', 'Bits'), | |
96 | ('bits2', 'Bits2'), | |
97 | ('warnings', 'Warnings'), | |
98 | ) | |
9ed42038 UH |
99 | annotation_rows = ( |
100 | ('bits', 'Bits', (24, 25)), | |
101 | ('commands', 'Commands', tuple(range(23 + 1))), | |
102 | ('warnings', 'Warnings', (26,)), | |
103 | ) | |
1b1c914f UH |
104 | |
105 | def __init__(self, **kwargs): | |
4772a846 | 106 | self.state = None |
781ef945 | 107 | self.cmdstate = 1 |
e4022299 UH |
108 | self.addr = 0 |
109 | self.data = [] | |
1b1c914f | 110 | |
8915b346 | 111 | def start(self): |
be465111 | 112 | self.out_ann = self.register(srd.OUTPUT_ANN) |
1b1c914f | 113 | |
385508e9 | 114 | def putx(self, data): |
ee3e279c | 115 | # Simplification, most annotations span exactly one SPI byte/packet. |
9b4d8a57 UH |
116 | self.put(self.ss, self.es, self.out_ann, data) |
117 | ||
118 | def handle_wren(self, mosi, miso): | |
781ef945 | 119 | self.putx([0, ['Command: %s' % cmds[self.state][1]]]) |
4772a846 | 120 | self.state = None |
1b1c914f | 121 | |
b54936a9 UH |
122 | def handle_wrdi(self, mosi, miso): |
123 | pass # TODO | |
124 | ||
1b1c914f | 125 | # TODO: Check/display device ID / name |
9b4d8a57 | 126 | def handle_rdid(self, mosi, miso): |
1b1c914f UH |
127 | if self.cmdstate == 1: |
128 | # Byte 1: Master sends command ID. | |
486b19ce | 129 | self.ss_block = self.ss |
9389f2c1 | 130 | self.putx([2, ['Command: %s' % cmds[self.state][1]]]) |
1b1c914f UH |
131 | elif self.cmdstate == 2: |
132 | # Byte 2: Slave sends the JEDEC manufacturer ID. | |
9389f2c1 | 133 | self.putx([2, ['Manufacturer ID: 0x%02x' % miso]]) |
1b1c914f UH |
134 | elif self.cmdstate == 3: |
135 | # Byte 3: Slave sends the memory type (0x20 for this chip). | |
9389f2c1 | 136 | self.putx([2, ['Memory type: 0x%02x' % miso]]) |
1b1c914f UH |
137 | elif self.cmdstate == 4: |
138 | # Byte 4: Slave sends the device ID. | |
9b4d8a57 | 139 | self.device_id = miso |
9389f2c1 | 140 | self.putx([2, ['Device ID: 0x%02x' % miso]]) |
1b1c914f UH |
141 | |
142 | if self.cmdstate == 4: | |
143 | # TODO: Check self.device_id is valid & exists in device_names. | |
144 | # TODO: Same device ID? Check! | |
9b4d8a57 | 145 | d = 'Device: Macronix %s' % device_name[self.device_id] |
486b19ce | 146 | self.put(self.ss_block, self.es, self.out_ann, [0, [d]]) |
4772a846 | 147 | self.state = None |
1b1c914f UH |
148 | else: |
149 | self.cmdstate += 1 | |
150 | ||
b54936a9 UH |
151 | def handle_rdsr(self, mosi, miso): |
152 | # Read status register: Master asserts CS#, sends RDSR command, | |
153 | # reads status register byte. If CS# is kept asserted, the status | |
154 | # register can be read continuously / multiple times in a row. | |
155 | # When done, the master de-asserts CS# again. | |
156 | if self.cmdstate == 1: | |
157 | # Byte 1: Master sends command ID. | |
9389f2c1 | 158 | self.putx([3, ['Command: %s' % cmds[self.state][1]]]) |
b54936a9 UH |
159 | elif self.cmdstate >= 2: |
160 | # Bytes 2-x: Slave sends status register as long as master clocks. | |
161 | if self.cmdstate <= 3: # TODO: While CS# asserted. | |
9389f2c1 UH |
162 | self.putx([24, ['Status register: 0x%02x' % miso]]) |
163 | self.putx([25, [decode_status_reg(miso)]]) | |
b54936a9 UH |
164 | |
165 | if self.cmdstate == 3: # TODO: If CS# got de-asserted. | |
166 | self.state = None | |
167 | return | |
168 | ||
169 | self.cmdstate += 1 | |
170 | ||
171 | def handle_wrsr(self, mosi, miso): | |
172 | pass # TODO | |
173 | ||
174 | def handle_read(self, mosi, miso): | |
175 | # Read data bytes: Master asserts CS#, sends READ command, sends | |
176 | # 3-byte address, reads >= 1 data bytes, de-asserts CS#. | |
177 | if self.cmdstate == 1: | |
178 | # Byte 1: Master sends command ID. | |
9389f2c1 | 179 | self.putx([5, ['Command: %s' % cmds[self.state][1]]]) |
b54936a9 UH |
180 | elif self.cmdstate in (2, 3, 4): |
181 | # Bytes 2/3/4: Master sends read address (24bits, MSB-first). | |
182 | self.addr |= (mosi << ((4 - self.cmdstate) * 8)) | |
183 | # self.putx([0, ['Read address, byte %d: 0x%02x' % \ | |
184 | # (4 - self.cmdstate, mosi)]]) | |
185 | if self.cmdstate == 4: | |
9389f2c1 | 186 | self.putx([24, ['Read address: 0x%06x' % self.addr]]) |
b54936a9 UH |
187 | self.addr = 0 |
188 | elif self.cmdstate >= 5: | |
189 | # Bytes 5-x: Master reads data bytes (until CS# de-asserted). | |
190 | # TODO: For now we hardcode 256 bytes per READ command. | |
191 | if self.cmdstate <= 256 + 4: # TODO: While CS# asserted. | |
192 | self.data.append(miso) | |
193 | # self.putx([0, ['New read byte: 0x%02x' % miso]]) | |
194 | ||
195 | if self.cmdstate == 256 + 4: # TODO: If CS# got de-asserted. | |
196 | # s = ', '.join(map(hex, self.data)) | |
197 | s = ''.join(map(chr, self.data)) | |
9389f2c1 UH |
198 | self.putx([24, ['Read data']]) |
199 | self.putx([25, ['Read data: %s' % s]]) | |
b54936a9 UH |
200 | self.data = [] |
201 | self.state = None | |
202 | return | |
203 | ||
204 | self.cmdstate += 1 | |
205 | ||
206 | def handle_fast_read(self, mosi, miso): | |
207 | pass # TODO | |
208 | ||
209 | def handle_2read(self, mosi, miso): | |
210 | pass # TODO | |
211 | ||
1b1c914f UH |
212 | # TODO: Warn/abort if we don't see the necessary amount of bytes. |
213 | # TODO: Warn if WREN was not seen before. | |
9b4d8a57 | 214 | def handle_se(self, mosi, miso): |
1b1c914f UH |
215 | if self.cmdstate == 1: |
216 | # Byte 1: Master sends command ID. | |
217 | self.addr = 0 | |
486b19ce | 218 | self.ss_block = self.ss |
9389f2c1 | 219 | self.putx([8, ['Command: %s' % cmds[self.state][1]]]) |
1b1c914f | 220 | elif self.cmdstate in (2, 3, 4): |
87e574b7 UH |
221 | # Bytes 2/3/4: Master sends sectror address (24bits, MSB-first). |
222 | self.addr |= (mosi << ((4 - self.cmdstate) * 8)) | |
223 | # self.putx([0, ['Sector address, byte %d: 0x%02x' % \ | |
224 | # (4 - self.cmdstate, mosi)]]) | |
1b1c914f UH |
225 | |
226 | if self.cmdstate == 4: | |
87e574b7 | 227 | d = 'Erase sector %d (0x%06x)' % (self.addr, self.addr) |
486b19ce | 228 | self.put(self.ss_block, self.es, self.out_ann, [24, [d]]) |
1b1c914f UH |
229 | # TODO: Max. size depends on chip, check that too if possible. |
230 | if self.addr % 4096 != 0: | |
231 | # Sector addresses must be 4K-aligned (same for all 3 chips). | |
173c919c | 232 | d = 'Warning: Invalid sector address!' |
486b19ce | 233 | self.put(self.ss_block, self.es, self.out_ann, [101, [d]]) |
4772a846 | 234 | self.state = None |
1b1c914f UH |
235 | else: |
236 | self.cmdstate += 1 | |
237 | ||
b54936a9 UH |
238 | def handle_be(self, mosi, miso): |
239 | pass # TODO | |
240 | ||
241 | def handle_ce(self, mosi, miso): | |
242 | pass # TODO | |
243 | ||
244 | def handle_ce2(self, mosi, miso): | |
245 | pass # TODO | |
246 | ||
247 | def handle_pp(self, mosi, miso): | |
248 | # Page program: Master asserts CS#, sends PP command, sends 3-byte | |
249 | # page address, sends >= 1 data bytes, de-asserts CS#. | |
250 | if self.cmdstate == 1: | |
251 | # Byte 1: Master sends command ID. | |
9389f2c1 | 252 | self.putx([12, ['Command: %s' % cmds[self.state][1]]]) |
b54936a9 UH |
253 | elif self.cmdstate in (2, 3, 4): |
254 | # Bytes 2/3/4: Master sends page address (24bits, MSB-first). | |
255 | self.addr |= (mosi << ((4 - self.cmdstate) * 8)) | |
256 | # self.putx([0, ['Page address, byte %d: 0x%02x' % \ | |
257 | # (4 - self.cmdstate, mosi)]]) | |
258 | if self.cmdstate == 4: | |
9389f2c1 | 259 | self.putx([24, ['Page address: 0x%06x' % self.addr]]) |
b54936a9 UH |
260 | self.addr = 0 |
261 | elif self.cmdstate >= 5: | |
262 | # Bytes 5-x: Master sends data bytes (until CS# de-asserted). | |
263 | # TODO: For now we hardcode 256 bytes per page / PP command. | |
264 | if self.cmdstate <= 256 + 4: # TODO: While CS# asserted. | |
265 | self.data.append(mosi) | |
266 | # self.putx([0, ['New data byte: 0x%02x' % mosi]]) | |
267 | ||
268 | if self.cmdstate == 256 + 4: # TODO: If CS# got de-asserted. | |
269 | # s = ', '.join(map(hex, self.data)) | |
270 | s = ''.join(map(chr, self.data)) | |
9389f2c1 UH |
271 | self.putx([24, ['Page data']]) |
272 | self.putx([25, ['Page data: %s' % s]]) | |
b54936a9 UH |
273 | self.data = [] |
274 | self.state = None | |
275 | return | |
276 | ||
277 | self.cmdstate += 1 | |
278 | ||
279 | def handle_cp(self, mosi, miso): | |
280 | pass # TODO | |
281 | ||
282 | def handle_dp(self, mosi, miso): | |
283 | pass # TODO | |
284 | ||
285 | def handle_rdp_res(self, mosi, miso): | |
286 | pass # TODO | |
287 | ||
9b4d8a57 | 288 | def handle_rems(self, mosi, miso): |
1b1c914f UH |
289 | if self.cmdstate == 1: |
290 | # Byte 1: Master sends command ID. | |
486b19ce | 291 | self.ss_block = self.ss |
9389f2c1 | 292 | self.putx([16, ['Command: %s' % cmds[self.state][1]]]) |
1b1c914f UH |
293 | elif self.cmdstate in (2, 3): |
294 | # Bytes 2/3: Master sends two dummy bytes. | |
295 | # TODO: Check dummy bytes? Check reply from device? | |
9389f2c1 | 296 | self.putx([24, ['Dummy byte: %s' % mosi]]) |
1b1c914f UH |
297 | elif self.cmdstate == 4: |
298 | # Byte 4: Master sends 0x00 or 0x01. | |
299 | # 0x00: Master wants manufacturer ID as first reply byte. | |
300 | # 0x01: Master wants device ID as first reply byte. | |
9b4d8a57 UH |
301 | self.manufacturer_id_first = True if (mosi == 0x00) else False |
302 | d = 'manufacturer' if (mosi == 0x00) else 'device' | |
9389f2c1 | 303 | self.putx([24, ['Master wants %s ID first' % d]]) |
1b1c914f UH |
304 | elif self.cmdstate == 5: |
305 | # Byte 5: Slave sends manufacturer ID (or device ID). | |
9b4d8a57 UH |
306 | self.ids = [miso] |
307 | d = 'Manufacturer' if self.manufacturer_id_first else 'Device' | |
9389f2c1 | 308 | self.putx([24, ['%s ID' % d]]) |
9b4d8a57 | 309 | elif self.cmdstate == 6: |
1b1c914f | 310 | # Byte 6: Slave sends device ID (or manufacturer ID). |
7f7ea759 | 311 | self.ids.append(miso) |
9b4d8a57 | 312 | d = 'Manufacturer' if self.manufacturer_id_first else 'Device' |
9389f2c1 | 313 | self.putx([24, ['%s ID' % d]]) |
1b1c914f UH |
314 | |
315 | if self.cmdstate == 6: | |
1b1c914f | 316 | id = self.ids[1] if self.manufacturer_id_first else self.ids[0] |
9389f2c1 | 317 | self.putx([24, ['Device: Macronix %s' % device_name[id]]]) |
4772a846 | 318 | self.state = None |
1b1c914f UH |
319 | else: |
320 | self.cmdstate += 1 | |
321 | ||
b54936a9 UH |
322 | def handle_rems2(self, mosi, miso): |
323 | pass # TODO | |
e4022299 | 324 | |
b54936a9 UH |
325 | def handle_enso(self, mosi, miso): |
326 | pass # TODO | |
e4022299 | 327 | |
b54936a9 UH |
328 | def handle_exso(self, mosi, miso): |
329 | pass # TODO | |
e4022299 | 330 | |
b54936a9 UH |
331 | def handle_rdscur(self, mosi, miso): |
332 | pass # TODO | |
e4022299 | 333 | |
b54936a9 UH |
334 | def handle_wrscur(self, mosi, miso): |
335 | pass # TODO | |
e4022299 | 336 | |
b54936a9 UH |
337 | def handle_esry(self, mosi, miso): |
338 | pass # TODO | |
1b1c914f | 339 | |
b54936a9 UH |
340 | def handle_dsry(self, mosi, miso): |
341 | pass # TODO | |
5ebb76fe | 342 | |
2b9837d9 | 343 | def decode(self, ss, es, data): |
1b1c914f | 344 | |
9b4d8a57 | 345 | ptype, mosi, miso = data |
1b1c914f | 346 | |
e4022299 | 347 | # if ptype == 'DATA': |
781ef945 | 348 | # self.putx([0, ['MOSI: 0x%02x, MISO: 0x%02x' % (mosi, miso)]]) |
e4022299 UH |
349 | |
350 | # if ptype == 'CS-CHANGE': | |
351 | # if mosi == 1 and miso == 0: | |
781ef945 | 352 | # self.putx([0, ['Asserting CS#']]) |
e4022299 | 353 | # elif mosi == 0 and miso == 1: |
781ef945 | 354 | # self.putx([0, ['De-asserting CS#']]) |
e4022299 | 355 | |
3e3c0330 | 356 | if ptype != 'DATA': |
9b4d8a57 | 357 | return |
1b1c914f | 358 | |
e4022299 | 359 | self.ss, self.es = ss, es |
1b1c914f | 360 | |
9b4d8a57 | 361 | # If we encountered a known chip command, enter the resp. state. |
35b380b1 | 362 | if self.state is None: |
781ef945 UH |
363 | self.state = mosi |
364 | self.cmdstate = 1 | |
1b1c914f | 365 | |
9b4d8a57 | 366 | # Handle commands. |
781ef945 UH |
367 | if self.state in cmds: |
368 | s = 'handle_%s' % cmds[self.state][0].lower().replace('/', '_') | |
369 | handle_reg = getattr(self, s) | |
4772a846 | 370 | handle_reg(mosi, miso) |
9b4d8a57 | 371 | else: |
9389f2c1 | 372 | self.putx([24, ['Unknown command: 0x%02x' % mosi]]) |
4772a846 | 373 | self.state = None |