Bug 997 - Allow different packing for logic datafeeds (noninterleaved channels)
Summary: Allow different packing for logic datafeeds (noninterleaved channels)
Alias: None
Product: libsigrok
Classification: Unclassified
Component: API (show other bugs)
Version: unreleased development snapshot
Hardware: All All
: Normal normal
Target Milestone: ---
Assignee: Nobody
Depends on:
Reported: 2017-07-21 21:55 CEST by Stefan Brüns
Modified: 2017-07-21 22:58 CEST (History)
1 user (show)


Note You need to log in before you can comment on or make changes to this bug.
Description Stefan Brüns 2017-07-21 21:55:56 CEST
Currently, samples of different channels are combined into one data word.

This corresponds to the data format of several logic analyzers (e.g. all simple FX2 based ones), but other hardware combines several consecutive samples of one channel in to a data word, and then interleaves the data of the enabled channels in round robin fashion, e.g. Saleae Logic 16, Logic Pro 16.

Allowing a "planar" format (i.e. an independent data stream for each channel) for sample data has several benefits:

- No repacking or simpler repacking for some devices
- Easier data processing (e.g. edge detection)
- Higher data density (no storage space for disabled channels)
Comment 1 Joel Holdsworth 2017-07-21 22:58:57 CEST
The DSLogic sends data in 32-bit words. 32-bits from channel #1, 32-bits from channel #2 etc. in a round-robin through all the enabled channels.