Difference between revisions of "Hantek 6022BL"

From sigrok
Jump to navigation Jump to search
(Teardown.)
(9 intermediate revisions by 3 users not shown)
Line 1: Line 1:
[[File:Hantek 6022be mugshot.png|thumb|right|Hantek 6022BL]]
The [http://www.hantek.com/en/ProductDetail_2_31.html Hantek 6022BL] is a USB-based, 2-channel oscilloscope with an analog bandwidth of 20MS/s and 48MS/s sampling rate, and an 8-channel logic analyzer with 24MHz sampling rate.
The [http://www.hantek.com/en/ProductDetail_2_31.html Hantek 6022BL] is a USB-based, 2-channel oscilloscope with an analog bandwidth of 20MS/s and 48MS/s sampling rate, and an 8-channel logic analyzer with 24MHz sampling rate.


See [[Hantek_6022BL/Info]] for more details (such as '''lsusb -v''' output) about the device.
See [[Hantek_6022BL/Info]] for more details (such as '''lsusb -v''' output) about the device.
'''Note''': Currently only the logic analyzer part is supported, the oscilloscope part is work in progress.


== Hardware ==
== Hardware ==
* '''USB''': [http://www.cypress.com/documentation/datasheets/cy7c68013a-cy7c68014a-cy7c68015a-cy7c68016a-ez-usb-fx2lp-usb Cypress CY7C68013A-100AXC] (FX2LP) ([http://www.cypress.com/file/138911/download datasheet])
* '''256-byte I²C EEPROM''': 2x [http://www.microchip.com/wwwproducts/en/24LC02B Microchip 24LC02BI] ([http://ww1.microchip.com/downloads/en/DeviceDoc/21709J.pdf datasheet])
* '''16-Bit bus transceiver with 3-state outputs''': [http://www.ti.com/product/sn74lvc16245a TI SN74LVC16245A] ([http://www.ti.com/lit/ds/symlink/sn74lvc16245a.pdf datasheet])
* '''8-channel analog mux/demux''': [http://www.nxp.com/products/discretes-and-logic/logic/8-channel-analog-multiplexer-demultiplexer:74HC4051D NXP 74HC4051D] ([http://cache.nxp.com/documents/data_sheet/74HC_HCT4051.pdf?pspll=1 datasheet])
* '''1A low-dropout voltage regulator (3.3V):''' [http://www.advanced-monolithic.com/products/voltreg.html#1117 Advanced Monolithic Systems AMS1117-3.3] [http://www.advanced-monolithic.com/pdf/ds1117.pdf datasheet])
* '''2W, fixed input, isolated & unregulated dual/single output DC/DC converter''': [http://www.mornsun.cn/html/product/content/A_S-2WR2.html Mornsun A_S-2WR2 (A0505S-2WR2)] ([http://www.mornsun.cn/uploads/pdf/A_S-2WR2.pdf datasheet])
* '''ADC''': ? MXT2088, AD2988 compatible? (pinout matches, though the chip might differ)
* '''?''': S1661SZ B212FG
* '''Crystal''': 24MHz
* '''Probes''': 2x PP80B 1X/10X 80MHz bandwidth oscilloscope probes
* '''Attenuator''': Hantek HT-201 20:1 attenuator (10MHz bandwidth, 1.053M input resistance)
The device has a "H/P" button. Depending on whether or not it's pressed it comes up with different USB VID/PIDs:
* '''Pressed''': [[Hantek_6022BL/Info|04b4:602a Cypress Semiconductor Corp.]] (used for oscilloscope mode)
* '''Not pressed''': [[Hantek_6022BL/Info|0925:3881 Lakeview Research Saleae Logic]] ([[Saleae Logic]] VID/PID, so [[fx2lafw]] works out of the box)
Discovered connections:
* U2 is the Cypress FX2 controller, U4 is the '245 input buffer for digital probes, U8 is the ADC for two analog channels
* FX2 PB and PD are connected to 16 lines of input data (shared among the digital buffer and the ADC output)
* FX2 PA7 (pin 74) is directly connected to the digital buffer's OE signals (pins 25 and 48, low active, both 8bit groups share the signal) as well as DIR (pins 1 and 24)
* FX2 PA7 is also connected to the ADC's S1 signal (pin 8, via two discrete inverters with R37, Q2, R13, Q1), S2 (pin 9) is tied to GND
* according to the ADC datasheet (table 4), low/high signals on S1 and low on S2 result in either "standby mode" or "normal operation", respectively
* with the digital buffer's OE signal being low active, low/high results in "active" and "tristate", respectively
* this means: PA7 selects between digital (low) and analog (high) data paths, data is always at ports PB and PD, and either carries 16 digital channels, or two eight bit analog channels (TODO: work out the mapping of PB/PD bits to channel numbers)
** FX2 -> U4
*** PD0 -> 2A1
*** ...
*** PD7 -> 2A8
*** PB0 -> 1A7
*** ...
*** PB7 -> 1A8
* the benefit of "variable DIR" in the digital buffer is questionable, since it shares the signal with OE and for high levels the output is high-Z anyway -- so the ADC output is _not_ routed to digital pins when PA7 is high, not tying DIR to a fixed level is pointless(?)
* six PA lines of the FX2 are connected to three lines per analog channel each (4051 mux chips in the BNC to ADC path) for attenuation / gain control:
** FX2 -> U6:
*** PA1 -> S0
*** PA2 -> S1
*** PA3 -> S2
** FX2 -> U10:
*** PA4 -> S0
*** PA5 -> S1
*** PA6 -> S2
* The LED is connected to PC0 and PC1
* The CAL  is connected to PC2


== Photos ==
== Photos ==
Line 32: Line 81:


== Protocol ==
== Protocol ==
When the "H/P" button is '''not''' pressed, the device can be used as 8-channel 24MHz logic analyzer via [[fx2lafw]] out of the box (using the fx2lafw protocol).


== Resources ==
== Resources ==
Line 40: Line 91:
[[Category:Oscilloscope]]
[[Category:Oscilloscope]]
[[Category:Logic analyzer]]
[[Category:Logic analyzer]]
[[Category:In progress]]
[[Category:Supported]]

Revision as of 06:41, 12 January 2017

Hantek 6022BL

The Hantek 6022BL is a USB-based, 2-channel oscilloscope with an analog bandwidth of 20MS/s and 48MS/s sampling rate, and an 8-channel logic analyzer with 24MHz sampling rate.

See Hantek_6022BL/Info for more details (such as lsusb -v output) about the device.

Note: Currently only the logic analyzer part is supported, the oscilloscope part is work in progress.

Hardware

The device has a "H/P" button. Depending on whether or not it's pressed it comes up with different USB VID/PIDs:

Discovered connections:

  • U2 is the Cypress FX2 controller, U4 is the '245 input buffer for digital probes, U8 is the ADC for two analog channels
  • FX2 PB and PD are connected to 16 lines of input data (shared among the digital buffer and the ADC output)
  • FX2 PA7 (pin 74) is directly connected to the digital buffer's OE signals (pins 25 and 48, low active, both 8bit groups share the signal) as well as DIR (pins 1 and 24)
  • FX2 PA7 is also connected to the ADC's S1 signal (pin 8, via two discrete inverters with R37, Q2, R13, Q1), S2 (pin 9) is tied to GND
  • according to the ADC datasheet (table 4), low/high signals on S1 and low on S2 result in either "standby mode" or "normal operation", respectively
  • with the digital buffer's OE signal being low active, low/high results in "active" and "tristate", respectively
  • this means: PA7 selects between digital (low) and analog (high) data paths, data is always at ports PB and PD, and either carries 16 digital channels, or two eight bit analog channels (TODO: work out the mapping of PB/PD bits to channel numbers)
    • FX2 -> U4
      • PD0 -> 2A1
      • ...
      • PD7 -> 2A8
      • PB0 -> 1A7
      • ...
      • PB7 -> 1A8
  • the benefit of "variable DIR" in the digital buffer is questionable, since it shares the signal with OE and for high levels the output is high-Z anyway -- so the ADC output is _not_ routed to digital pins when PA7 is high, not tying DIR to a fixed level is pointless(?)
  • six PA lines of the FX2 are connected to three lines per analog channel each (4051 mux chips in the BNC to ADC path) for attenuation / gain control:
    • FX2 -> U6:
      • PA1 -> S0
      • PA2 -> S1
      • PA3 -> S2
    • FX2 -> U10:
      • PA4 -> S0
      • PA5 -> S1
      • PA6 -> S2
  • The LED is connected to PC0 and PC1
  • The CAL is connected to PC2


Photos

Protocol

When the "H/P" button is not pressed, the device can be used as 8-channel 24MHz logic analyzer via fx2lafw out of the box (using the fx2lafw protocol).

Resources

Retrieved from "https://sigrok.org/w/index.php?title=Hantek_6022BL&oldid=12147"