Difference between revisions of "IKALOGIC ScanaPLUS"
Jump to navigation
Jump to search
Uwe Hermann (talk | contribs) (Photos.) |
Uwe Hermann (talk | contribs) m (Mugshot.) |
||
Line 1: | Line 1: | ||
{{Infobox logic analyzer | {{Infobox logic analyzer | ||
| image = [[File:Ikalogic scanaplus | | image = [[File:Ikalogic scanaplus mugshot.png|180px]] | ||
| name = Ikalogic ScanaPLUS | | name = Ikalogic ScanaPLUS | ||
| status = planned | | status = planned |
Revision as of 23:04, 28 May 2013
Status | planned |
---|---|
Channels | 9 |
Samplerate | 100MHz |
Samplerate (state) | — |
Triggers | rising, falling, logic level, pulse width |
Min/max voltage | -35V — 35V |
Threshold voltage | configurable per channel-group: 1.2V, 1.5V, 1.8V, 2.8V, 3.3V to 5V |
Memory | ? |
Compression | yes |
Website | ikalogic.com |
The Ikalogic ScanaPLUS is a USB-based, 9-channel logic analyzer with up to 100MHz sampling rate.
See Ikalogic ScanaPLUS/Info for more details (such as lsusb -vvv output) about the device.
Hardware
- Xilinx SC3S50AN
- FTDI FT232HL
- 2x TI WT744
- ST 358 EZ022
- Microchip 93LC56BI
Photos
Protocol
TODO.